3A, 6.5V, Ultra-Low Noise, Ultra-Low Dropout Linear Regulator

General Description

The RTQ2539A is a high-current (3A), low-noise (6.8µV$_{RMS}$), high accuracy (1% over line, load, and temperature), low-dropout linear regulator (LDO) capable of sourcing 3A with extremely low dropout (max. 130mV). The device supports single input supply voltage as low to 1.1V, which makes it easy to use.

The low-noise, high PSRR and high output current capability makes the RTQ2539A ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2539A is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function make the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on the NR/SS pin. The device is fully specified over the temperature range of T$_J$ = –40°C to 125°C and is offered in a WQFN-12L 2.2x2.5 (FC) package.

Features

- **Input Voltage Range : 1.1V to 6.5V**
- **Output Voltage Range : 0.8 V to 5.5V**
- **Accurate Output Voltage Accuracy (1%) Over Line, Load and Temperature**
- **Ultra High PSRR : 40dB at 500kHz**
- **Excellent Noise Immunity**
  - **6.8µV$_{RMS}$ at 0.8V Output**
  - **10µV$_{RMS}$ at 3.3V Output**
- **Ultra Low Dropout Voltage : 130mV at 3A**
- **Enable Control**
- **Programmable Soft-Start Output**
- **Stable with a 47µF or Larger Ceramic Output Capacitor**
- **Support Power-Good Indicator Function**
- **RoHS Compliant and Halogen Free**
- **Junction Temperature Range : –40°C to 125°C**

Applications

- Portable Electronic Devices
- Wireless Infrastructures : SerDes, FPGA, DSP
- RF, IF Components : VCO, ADC, DAC, LVDS

Simplified Application Circuit

RTQ2539A

RICHTEK

Ordering Information

RTQ2539A ☐☐

Package Type
QWF: WQFN-12L 2.2x2.5 (FC) (W-Type)

Lead Plating System
G: Richtek Green Policy Compliant

Note :

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Marking Information

00W ●	00 : Product Code
	W : Date Code

Pin Configuration

(TOP VIEW)

```
            GND
             12
  VIN  1          11  VOUT
  VIN  2          10  VOUT
  EN   3           9  FB
 NR/SS 4           8  PGOOD
  NC   5     6     7  GND
            GND
```

WQFN-12L 2.2x2.5 (FC)

Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 2	VIN	Supply input. A general 47μF ceramic capacitor should be placed as close as possible to this pin for better noise rejection.
3	EN	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have V_{IN} and V_{EN} sequenced in any order without causing damage to the device. However, to ensure the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after V_{IN} is present is preferred.
4	NR/SS	Noise-reduction and soft-start pin. Decoupling this pin to GND with an external capacitor $C_{NR/SS}$ can not only reduce output noise to very low levels but also slow down the rising of VOUT, providing a soft-start behavior. For low-noise applications, a 10nF to 1μF $C_{NR/SS}$ is suggested.
5	NC	No internal connection. Leaving these pins floating does not affect the functionality of the chip. By connecting these pins to GND, design engineers could extend the GND copper coverage on the PCB top layer to enhance the thermal convection.
6, 7, 12	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
8	PGOOD	Power good indicator output. An open-drain output and active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP and OTP.
9	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.8V typically.
10, 11	VOUT	LDO output pins. A 47μF or larger ceramic capacitor (22μF or greater effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between VOUT pin and load.

Functional Block Diagram

Operation

The RTQ2539A operates with single supply input ranging from 1.1V to 6.5V and is capable of delivering up to 3A current to the output. The device features high PSRR and low noise to provide a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference, and the feed-forward capacitor filters the noise from the error amplifier. The high power-supply rejection ratio (PSRR) of the RTQ2539A minimizes the coupling of input supply noise to the output.

Enable and Shutdown

The RTQ2539A provides an EN pin, as an external chip enable control, to enable or disable the device. V_{EN} below 0.5V turns the regulator off and enters the shutdown mode, while V_{EN} above 1.1V turns the regulator on. When the regulator is shut down, the ground current is reduced to a maximum of 25μA. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

If not used, connect the EN pin as close as possible to the largest capacitance on the input to prevent voltage droops on the VIN line from triggering the enable circuit.

Programmable Soft-Start

The noise-reduction capacitor ($C_{NR/SS}$) reduces noise and programs the soft-start ramp time during turn-on. When EN and UVLO exceed the respective threshold voltage, the RTQ2539A activates a quick-start circuit to charge the noise reduction capacitor ($C_{NR/SS}$) and then the output voltage ramps up.

Power Good

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The open-drain PGOOD pin requires an external pull-up resistor to an external supply, and any downstream device can receive power-good as a logic signal that can be used for sequencing. A pull-up resistor from 10kΩ to 100kΩ is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds V_{PGOOD_HYS} (typically 90% of 0.8V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the V_{IT_PGOOD}. When En is low, the current limit or OTP levels are reached.

Under-Voltage Lockout (UVLO)

The UVLO circuit monitors the input voltage to prevent the device from turning on before V_{IN} rises above the V_{UVLO} threshold. The UVLO circuit also disables the output of the device when VIN falls below the lockout voltage ($V_{UVLO} - \Delta V_{UVLO}$). The UVLO circuit responds quickly to glitches on VIN and attempts to disable the output of the device if VIN collapses.

Internal Current Limit (I_{LIM})

The RTQ2539A continuously monitors the output current to protect the device against high load current faults or short events. The current limit circuitry is not intended to allow operation above the rated current of the device. Continuously running the RTQ2539A above the rated current degrades the reliability of the device.

During current limit, the output voltage falls when load impedance decreases. If the output voltage is low, excessive power may cause the output thermal shutdown.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If the load current demand exceeds the foldback current limit before EN goes high, the device does not turn on.

Over-Temperature Protection (OTP)

The RTQ2539A implements thermal shutdown protection. The device is disabled when the junction temperature (T_J) exceeds 160°C (typical). The LDO automatically turns on again when the temperature falls below 140°C (typical).

For reliable operation, limit the junction temperature to a maximum of 125°C. Continuously running the RTQ2539A into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

Output Active Discharge

When the device is disabled, the RTQ2539A discharges the LDO output (via VOUT pins) through an internal current sink to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses because reverse current can possibly flow from the output to the input. External current protection should be added if the device works at reverse voltage state.

Absolute Maximum Ratings   (Note 1)

- VIN, PGOOD, EN --- −0.3V to 7V
- VOUT -- −0.3V to 7V
- NR/SS, FB --- −0.3V to 3.6V
- Lead Temperature (Soldering, 10 sec.) -- 260°C
- Junction Temperature --- 150°C
- Storage Temperature Range --- −65°C to 150°C

ESD Ratings   (Note 2)

- ESD Susceptibility
  HBM (Human Body Model) --- 2kV

Recommended Operating Conditions   (Note 3)

- Supply Input Voltage, VIN --- 1.1V to 6.5V
- Junction Temperature Range --- −40°C to 125°C

Thermal Information (Note 4 and Note 5)

Thermal Parameter		WQFN-12L 2.2x2.5 (FC)	Unit
θ_{JA}	Junction-to-ambient thermal resistance (JEDEC standard)	54.8	°C/W
$\theta_{JC(Top)}$	Junction-to-case (top) thermal resistance	53	°C/W
$\theta_{JC(Bottom)}$	Junction-to-case (bottom) thermal resistance	16.1	°C/W
$\theta_{JA(EVB)}$	Junction-to-ambient thermal resistance (specific EVB)	49.9	°C/W
$\Psi_{JC(Top)}$	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	27.2	°C/W

Electrical Characteristics

Over operating temperature range (T_J = −40°C to 125°C), (1.1V ≤ V_{IN} < 6.5V and V_{IN} ≥ $V_{OUT(TARGET)}$ + 0.3 V, $V_{OUT(TARGET)}$ = 0.8V, VOUT connected to 50Ω to GND, V_{EN} = 1.1 V, C_{IN} = 10μF, C_{OUT} = 47μF, $C_{NR/SS}$ = 0nF, C_{FF} = 0nF, and PGOOD pin pulled up to V_{IN} with 100kΩ, unless otherwise noted. (Note 6)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Operating Input Voltage Range	V_{IN}		1.1	--	6.5	V
Feedback Reference Voltage	V_{REF}		--	0.8	--	V
NR/SS Pin Voltage	$V_{NR/SS}$		--	0.8	---	V
Under-Voltage Lockout	V_{UVLO}	V_{IN} increasing	--	1.02	1.085	V
	ΔV_{UVLO}	Hysteresis	--	100	--	mV
Output Voltage Range		Using external resistors	0.8	--	5.5	V
Output Voltage Accuracy (Note 7)	V_{OUT}	V_{IN} = V_{OUT} + 0.3V, 0.8V ≤ V_{OUT} ≤ 5.5V, 1mA ≤ I_{OUT} ≤ 3A	−1	--	1	%
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	I_{OUT} = 1mA, 1.1V ≤ V_{IN} ≤ 6.5 V	--	0.05	--	%/V
Load Regulation	$\Delta V_{OUT}/\Delta I_{OUT}$	1mA ≤ I_{OUT} ≤ 3A	--	0.08	--	%/A
Dropout Voltage	V_{DROP}	V_{IN} = 1.1V to 6.5V, I_{OUT} = 3A, V_{FB} = 0.8V − 3%	--	--	130	mV
Output Current Limit	I_{LIM}	V_{OUT} = 90% $V_{OUT(TARGET)}$, V_{IN} = $V_{OUT(TARGET)}$ + 400mV	3.5	4.2	4.8	A
Short-Circuit Current Limit	I_{SC}	R_{LOAD} = 20mΩ, under foldback operation	--	1.5	--	A
Ground Pin Current	I_{GND}	Minimum load, V_{IN} = 6.5V, I_{OUT} = 5mA	--	3	4	mA
		Maximum load, V_{IN} = 1.4V, I_{OUT} = 3A	--	4.3	5.5	
		Shutdown, PGOOD = Open, V_{IN} = 6.5V, V_{EN} = 0.5V	--	1.2	25	μA
EN Pin Current	I_{EN}	V_{IN} = 6.5V, V_{EN} = 0V and 6.5V	−0.1	--	0.1	μA
EN Pin High-Level Input Voltage	V_{EN_H}	Enable device	1.1	--	6.5	V
EN Pin Low-Level Input Voltage	V_{EN_L}	Disable device	0	--	0.5	
PGOOD Pin Threshold	V_{IT_PGOOD}	For the direction PGOOD signal falling with decreasing V_{OUT}	0.82 x V_{OUT}	0.883 x V_{OUT}	0.93 x V_{OUT}	V
PGOOD Pin Hysteresis	V_{PGOOD_HYS}	For PGOOD signal rising	--	2% x V_{OUT}	--	V
PGOOD Pin Low-Level Output Voltage	V_{PGOOD_L}	V_{OUT} < V_{IT_PGOOD}, I_{PGOOD} = −1mA (current into device)	--	--	0.4	V

RICHTEK

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
PGOOD Pin Leakage Current	I_{PGOOD_LK}	$V_{OUT} > V_{IT\_PGOOD}$, $V_{PGOOD} = 6.5V$		--	--	1	μA
NR/SS Pin Charging Current	$I_{NR/SS}$	$V_{NR/SS} = GND$, $V_{IN} = 6.5V$		4	--	9	μA
FB Pin Leakage Current	I_{FB}	$V_{IN} = 6.5V$		−100	--	100	nA
Power Supply Rejection Ratio	PSRR	$V_{IN} - V_{OUT} = 0.4V$, $I_{OUT} = 3A$, $C_{NR/SS} = 100nF$, $C_{FF} = 10nF$, $C_{OUT} = 47\mu F//10\mu F//10\mu F$	f = 10kHz, $V_{OUT} = 0.8V$	--	42	--	dB
			f = 500kHz, $V_{OUT} = 0.8V$	--	39	--	
			f = 10kHz, $V_{OUT} = 5V$	--	40	--	
			f = 500kHz, $V_{OUT} = 5V$	--	25	--	
Output Noise Voltage	e_{NO}	BW = 10Hz to 100kHz, $I_{OUT} = 3A$, $C_{NR/SS} = 100nF$, $C_{FF} = 10nF$, $C_{OUT} = 47\mu F \| 10\mu F \| 10\mu F$	$V_{IN} = 1.1V$, $V_{OUT} = 0.8V$	--	6.8	--	μV_{RMS}
			$V_{IN} = 3.6V$, $V_{OUT} = 3.3V$	--	10	--	
			$V_{OUT} = 5V$	--	16	--	
Thermal Shutdown Threshold	T_{SD}	Temperature increasing	--	160	--		°C
		Temperature decreasing	--	140	--		

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. Devices are ESD sensitive. Handling precautions are recommended.

Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 5. $\theta_{JA(EVB)}$, $\Psi_{JC(Top)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Note 6. $V_{OUT(TARGET)}$ is the expected V_{OUT} value set by the external feedback resistors. The 50Ω load is disconnected when the test conditions specify an I_{OUT} value.

Note 7. External resistor tolerance is not taken into account.

Typical Application Circuit

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) = 0.8V \times \left(1 + \frac{12.4k}{24.9k}\right) = 1.2V$$

Figure 1. Configuration Circuit for V_{OUT} Adjusted by a Resistive Divider

Table 1. Recommended Feedback-Resistor Values

| Output Voltage (V)	External Restive Divider Combinations	
	R1 (kΩ)	R2 (kΩ)
0.9	12.4	100
1	12.4	49.9
1.2	12.4	24.9
1.5	12.4	14.3
1.8	12.4	10
2.5	12.4	5.9
3.3	11.8	3.74
4.5	11.8	2.55
5	12.4	2.37

Table 2. Recommended External Components

Component	Description	Vendor P/N
C_{FF}, $C_{NR/SS}$	10nF, 50V, X7R, 0603	GRM033R71E103KE14 (Murata)
C_{IN}, *C_{OUT}	47μF, 10V, X5R, 0805	GRM21BR61A476ME15 (Murata)

* : Considering the effective capacitance derated with biased voltage level, the C_{OUT} component needs to satisfy the effective capacitance at least 22μF or above at targeted output level for stable and normal operation.

Typical Operating Characteristics

PSRR vs. Frequency and I_{OUT}

V_{IN} = 1.1V, V_{OUT} = 0.8V, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = 10nF, C_{FF} = 10nF

I_{OUT} = 0.1A
I_{OUT} = 0.5A
I_{OUT} = 1A
I_{OUT} = 2A
I_{OUT} = 3A

PSRR vs. Frequency and V_{IN}

V_{OUT} = 0.8V, I_{OUT} = 3A, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = 10nF, C_{FF} = 10nF

V_{IN} = 1.1V
V_{IN} = 1.15V
V_{IN} = 1.2V
V_{IN} = 1.25V
V_{IN} = 1.3V
V_{IN} = 1.35V
V_{IN} = 1.4V

PSRR vs. Frequency and V_{OUT}

V_{IN} = V_{OUT} + 0.3V, I_{OUT} = 3A, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = 10nF, C_{FF} = 10nF

V_{OUT} = 0.8V
V_{OUT} = 0.9V
V_{OUT} = 1.1V
V_{OUT} = 1.2V
V_{OUT} = 1.5V
V_{OUT} = 1.8V
V_{OUT} = 2.5V

PSRR vs. Frequency and V_{IN}

V_{OUT} = V_{OUT} − 0.4V, I_{OUT} = 1A, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = 10nF, C_{FF} = 10nF

V_{IN} = 1.1V
V_{IN} = 1.2V
V_{IN} = 1.4V
V_{IN} = 2.5V
V_{IN} = 5V

PSRR vs. Frequency and V_{IN} for V_{OUT} = 3.3V

I_{OUT} = 3A, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = 10nF, C_{FF} = 10nF

V_{IN} = 3.6V
V_{IN} = 3.65V
V_{IN} = 3.7V
V_{IN} = 3.75V
V_{IN} = 3.8V
V_{IN} = 3.85V
V_{IN} = 3.9V

PSRR vs. Frequency and C_{OUT}

V_{IN} = V_{OUT} + 0.3V, I_{OUT} = 3A, $C_{NR/SS}$ = 10nF, C_{FF} =10nF

C_{OUT} = 47//10//10µF
C_{OUT} = 47µF
C_{OUT} = 100µF
C_{OUT} = 200µF
C_{OUT} = 500µF

DSQ2539A-01   September 2023

Output Noise vs. Frequency and Output Voltage

$V_{IN} = V_{OUT} + 0.3V, I_{OUT} = 3A,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F,$
$C_{NR/SS} = 10nF, C_{FF} = 10nF$

$V_{OUT} = 5V$
$V_{OUT} = 3.3V$
$V_{OUT} = 1.5V$
$V_{OUT} = 0.8V$

Output Noise vs. Frequency and Input Voltage

$I_{OUT} = 3A, V_{OUT} = V_{IN} - 0.4V,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F,$
$C_{NR/SS} = 10nF, C_{FF} = 10nF$

$V_{IN} = 5V$
$V_{IN} = 2.5V$
$V_{IN} = 1.8V$
$V_{IN} = 1.5V$
$V_{IN} = 1.4V$

Output Noise vs. Frequency and $C_{NR/SS}$

$V_{IN} = 1.1V, V_{OUT} = 0.8V, I_{OUT} = 3A,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F, C_{FF} = 10nF$

$C_{NR/SS} = 0nF$
$C_{NR/SS} = 1nF$
$C_{NR/SS} = 10nF$
$C_{NR/SS} = 100nF$

Output Noise vs. Frequency and C_{FF}

$V_{IN} = 1.1V, V_{OUT} = 0.8V, I_{OUT} = 3A,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F, C_{NR/SS} = 10nF$

$C_{FF} = 10nF$
$C_{FF} = 100nF$
$C_{FF} = 1nF$
$C_{FF} = 0nF$
$C_{FF} = 0.1nF$

Output Noise at 5V Output

$V_{IN} = 5.4V, V_{OUT} = 5V, I_{OUT} = 3A,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F, C_{FF} = 10nF$

$C_{NR/SS} = 10nF$
$C_{NR/SS} = 100nF$
$C_{NR/SS} = C_{FF} = 100nF$

Power Up Response

$V_{IN} = V_{OUT} + 0.3V, V_{OUT} = 3.3V, I_{OUT} = 3A,$
$C_{OUT} = 47\mu F//10\mu F//10\mu F, C_{FF} = 10nF$

V_{EN}

V_{EN}
(1V/Div)

$V_{OUT}, C_{NR/SS} = 1nF$
$V_{OUT}, C_{NR/SS} = 10nF$
$V_{OUT}, C_{NR/SS} = 47nF$
$V_{OUT}, C_{NR/SS} = 100nF$

V_{OUT}
(1V/Div)

Time (4ms/Div)

RICHTEK

Load Transient Response

V_{IN} = 3.7V, V_{OUT} = 3.3V, I_{OUT} = 1A to 3A (1A/µs), C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = C_{FF} = 10nF

V_{OUT} (40mV/Div) offset 3.3V

I_{OUT} (1A/Div)

Time (50µs/Div)

Load Transient Response vs. Load Slew Rate

V_{IN} = 3.7V, V_{OUT} = 3.3V, I_{OUT} = 1A to 3A, C_{OUT} = 47µF//10µF//10µF, $C_{NR/SS}$ = C_{FF} =10nF

V_{OUT} (40mV/Div) offset 3.3V

V_{OUT}, Load S. R. = 0.5A/µs
V_{OUT}, Load S. R. = 1A/µs
V_{OUT}, Load S. R. = 2A/µs

V_{OUT} (40mV/Div) offset 3.3V

V_{OUT} (40mV/Div) offset 3.3V

Time (50µs/Div)

Enable Voltage vs. Temperature

Rising
Falling

V_{IN} = 1.8V, V_{OUT} = 0.8V, I_{OUT} = 10mA

Dropout Voltage vs. Input Voltage

125°C
85°C
25°C
0°C
−40°C

I_{OUT} = 3A

Dropout Voltage vs. Output Current

125°C
85°C
25°C
0°C
−40°C

V_{IN} = 1.1V

Dropout Voltage vs. Output Current

125°C
85°C
25°C
0°C
−40°C

V_{IN} = 5.4V

Application Information

The RTQ2539A is a high-current, low-noise, high-accuracy, low-dropout linear regulator which is capable of sourcing 3A with maximum dropout of 130mV. The input voltage operating range is 1.1V to 6.5V, and the adjustable output voltage is 0.8V to 5.5V according to the external resistor setting to get the required output target.

Output Voltage Setting

The output voltage of the RTQ2539A can be set by external resistors to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in Figure 2. The values of R1 and R2 can be calculated for any voltage value using the following formula :

$$V_{OUT} = 0.8 \times \frac{R1 + R2}{R2}$$

Figure 2. Output Voltage Set by External Resistors

Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at a specific output current. The dropout voltage V_{DROP} can also be expressed as the voltage drop on the pass-FET at a specific output current (I_{RATED}) while the pass-FET is fully operating in the ohmic region, and the pass-FET can be characterized as a resistance $R_{DS(ON)}$. Thus, the dropout voltage can be defined as ($V_{DROP} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{RATED}$). For normal operation, the suggested LDO operating range is ($V_{IN} > V_{OUT} + V_{DROP}$) for good transient response and PSRR performance. However, operation in the ohmic region will degrade the performance severely.

C_{IN} and C_{OUT} Selection

The RTQ2539A is designed to support low-series-resistance (ESR) ceramic capacitors. X7R, X5R, and COG-rated ceramic capacitors are recommended due to its good capacitive stability across different temperatures, whereas the use of Y5V-rated capacitors is not recommended because of large capacitance variations.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and design engineers must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 47μF or greater output ceramic capacitor (or 22μF effective capacitance) is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 47μF is highly recommended for minimal input impedance. If the trace inductance between the RTQ2539A input pin and power supply is high, a fast load transient can cause VIN voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a 47μF 0805-sized ceramic capacitor in parallel with two 10μF 0805-sized ceramic capacitor ensures the minimum effective capacitance at high input voltage and high output voltage requirement. Place these capacitors as close to the pins as possible for optimum performance and to ensure stability.

Feed-Forward Capacitor (C_{FF})

The RTQ2539A is designed to be stable without the external feed-forward capacitor (C_{FF}). However, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performances. A higher capacitance of C_{FF} can also be used, but the start-up time will be longer and the power-good signal will incorrectly indicate that the output voltage is settled.

Soft-Start and Noise Reduction (C_{NR/SS})

The RTQ2539A is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor ($C_{NR/SS}$) on NR/SS pin. Using an external $C_{NR/SS}$ is recommended for general application; it is not only for the in-rush current minimization but also to help reduce the noise component from the internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2539A tracks the voltage ramp of the external soft-start capacitor ($C_{NR/SS}$) until the voltage approaches the internal reference 0.8V. The soft-start ramp time can be calculated with Equation a1, which depends on the soft-start charging current ($I_{NR/SS}$), the soft-start capacitance ($C_{NR/SS}$), and the internal reference 0.8V (V_{REF}).

$$t_{SS} = \frac{\left(V_{REF} \times C_{NR/SS}\right)}{I_{NR/SS}} \qquad (a1)$$

For noise-reduction, $C_{NR/SS}$ in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

Input Inrush Current

During start-up, the input Inrush current into the VIN pin consists of the sum of load current and the charging current of the output capacitor. The inrush current is difficult to measure because the input capacitor must be removed, which is not recommended. Generally, the soft-start inrush current can be estimated by Equation b1, where $V_{OUT}(t)$ is the instantaneous output voltage of the power-on ramp, $dV_{OUT}(t) / dt$ is the slope of the V_{OUT} ramp and R_{LOAD} is the resistive load impedance.

$$I_{OUT}\left(t\right) = \frac{\left(C_{OUT} \times dV_{OUT}\left(t\right)\right)}{dt} + \left(\frac{V_{OUT}\left(t\right)}{R_{LOAD}}\right) \qquad (b1)$$

Under-Voltage Lockout (UVLO)

The Under-Voltage Lockout (UVLO) threshold is the minimum input operational voltage range that ensures the device stays disabled. Figure 3 explains that the UVLO circuits are triggered between three different input voltage events (duration a, b and c), assuming $V_{EN} \geq V_{EN\_H}$ all the time. For duration "a", the input voltage starts rising. When VIN is over the UVLO rising threshold, VOUT starts the power-on process. Then when Vout reaches the target level, it is under regulation. During "b". Although the power line has a voltage drop, it does not drop below the UVLO low threshold (falling threshold). As a result, the device maintains normal operation, and V_{OUT} is still regulated. At duration "c", V_{IN} drops below the UVLO falling threshold, so the control loop is disabled and there is no regulation. Meanwhile, V_{OUT} drops. For general application, instant power line transient with long power trace at the VIN pin may have V_{IN} level unstable and force a trap as shown in duration "c", which makes V_{OUT} collapse. In this case, adding more input capacitance or improving input trace layout on PCB are effective to improve input power stabilization.

Figure 3. Under-Voltage Lockout Trigger Conditions and Output Variation

Power-Good (PGOOD) Function

The power-good function monitors the voltage level at the feedback pin to indicate whether the output voltage status is normal or not. This function enables other devices to receive the RTQ2539A's power-good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connected to an external supply is necessary. The pull-up resistor value between 10kΩ to 100kΩ is recommended for proper operation. The lower limit of 10kΩ results from the maximum pull-down strength of the power-good transistor, and the upper limit of 100kΩ results from the maximum leakage current at the power-good node.

Figure 4 demonstrates some PGOOD scenarios versus VIN, EN and protection status. During "a", V_{EN} is higher than the V_{EN_H} threshold, and the device is under operation. In this period, V_{OUT} starts rising (the rising time is related to the soft-start capacitor $C_{NR/SS}$). When V_{OUT} is over the PGOOD hysteresis threshold, the reflected feedback voltage V_{FB} exceeds V_{PGOOD_HYS} threshold. Consequently, the PGOOD pin becomes a high impedance node. The duration "b" indicates some unpredictable operation (e.g., OTP, OCP or severe output voltage drop caused by very fast load variation). When V_{FB} is lower than the V_{IT_PGOOD} threshold, V_{PGOOD} is pulled to GND, which indicates that the output voltage is not ready. In duration "c", V_{OUT} has a small drop which is not lower than the PGOOD falling threshold; the PGOOD pin remains in high impedance. After V_{EN} becomes logic "0", V_{PGOOD} is pulled to GND as shown in duration "d".


Figure 4. PGOOD Trigger Scenario with Different Operating Status

RICHTEK

Reverse Current Protection

The reverse current from V_{OUT} to V_{IN} that flows through the body diode of the pass element instead of the normal conducting channel can happen if the maximum VOUT exceeds V_{IN} + 0.3V; in this case, the pass element may be damaged.

For example, if the output is biased above the input supply voltage level or the input supply has an instant drop at light load operation that makes $V_{IN} < V_{OUT}$. As shown in Figure 5, an external Schottky diode can be added to prevent the pass element from being damaged by the reverse current.

Figure 5. Application Circuit for Reverse Current Protection

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WQFN-12L 2.2x2.5 (FC) package, the thermal resistance, $\theta_{JA(EVB)}$, is 49.9°C/W on a standard high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

$P_{D(MAX)}$ = (125°C − 25°C) / (49.9°C/W) = 2W for a WQFN-12L 2.2x2.5 (FC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, $\theta_{JA(EVB)}$. The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 6. Derating Curve of Maximum Power Dissipation

Layout Considerations

For best performance of the RTQ2539A, the PCB layout suggestions below are highly recommended. All circuit components should be placed on the same side and as close to the respective LDO pin as possible. Place the ground return path connection to the input and output capacitor. Connect the ground plane with a wide copper surface for good thermal dissipation. Using vias and long power traces for the input and output capacitors connections is not recommended and has negative effects on performance. Figure 7 shows a layout example that reduces conduction trace loops, helping to minimize inductive parasitics and load transient effects while improving the circuit stability.

DSQ2539A-01   September 2023

Place capacitors as close as possible to the connecting pins to minimize power loop area and low impedance connection to GND plate.

Ground Power Plane

Thermal vias can help to reduce power trace and improve thermal dissipation.

C_{IN}

C_{OUT}

Input Power Plane

GND

Output Power Plane

VIN	1	12	11	VOUT
VIN	2		10	VOUT
EN	3		9	FB
NR/SS	4		8	PGOOD
NC	5	6	7	GND

C_{FF} R1

$C_{NR/SS}$

R2

R3

PG Output   To PG Pullup Supply

GND

Ground Power Plane for Thermal dissipation / Signal Ground

Figure 7. PCB Layout Guide

Outline Dimension

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010

Tolerance
±0.050

W-Type 12L QFN 2.2x2.5 Package (FC)

Footprint Information

Package	Number of Pin	Tolerance
V/W/U/XQFN2.2x2.5-12(FC)	12	±0.05

Packing Information

Tape and Reel Data

Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 2.2x2.5	12	8	180	7	1,500	160	600	12.4/14.4

C, D and K are determined by component size.

The clearance between the components and

the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Tape and Reel Packing

Step	Photo / Description	Step	Photo / Description
1	 Reel 7"	4	 3 reels per inner box **Box A**
2	 HIC & Desiccant (1 Unit) inside	5	 12 inner boxes per outer box
3	 Caution label is on backside of Al bag	6	 Outer box **Carton A**

Package \ Container	Reel		Box				Carton			
	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
QFN/DFN 2.2x2.5	7"	1,500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
			Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			

Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Datasheet Revision History

Version	Date	Description	Item
01	2023/9/15	Modify	Features on P1 Ordering Information on P2 Electrical Characteristics on P7 Application Information on P13