# **RICHTEK**

### **8A, 6.5V, 2.1MHz, ACOT® Synchronous Step-Down Converter with I2C Interface**

### **General Description**

The RTQ2159 is a high-performance, synchronous step-down DC-DC converter that can deliver up to 8A output current from a 2.85V to 6.5V input supply. The output voltage can be programmed from 0.6V to 1.5V with I<sup>2</sup>C controlled 7-Bits VID.

The device integrates low R<sub>DS(ON)</sub> power MOSFETs, accurate reference voltage and an integrated diode of bootstrap circuit to offer a very compact solution.

The RTQ2159 adopts Advanced Constant On-Time (ACOT® ) control architecture that provides ultrafast transient response and further reduces the external-component count. In steady states, the ACOT® operates in nearly constant switching frequency over line, load and output voltage ranges and makes the EMI filter design easier. The RTQ2159 operations in Forced-CCM that helps meet tight voltage regulation accuracy requirements.

The device offers independent enable control input pin and power good indicator for easily sequence control. To control the inrush current during the startup, the device provides a programmable soft-start up by an external capacitor connected to the SS pin. Fully protection features are also integrated in the device including the cycle-by-cycle current limit control, UVP, input UVLO and OTP. The RTQ2159 is available in a thermally enhanced WET-WQFN-21L 4x4 (FC) package.

### **Features**

- **AEC-Q100 Grade 1 Qualified**
- **Dramatically Fast Transient Response**
- **Selectable Switching Frequency (0.46MHz / 0.69MHz / 0.92MHz / 2.1MHz)**
- **Extremely High Efficiency 15mΩ/10mΩ MOSFETs**
- **Advanced COT Control Loop**
- **Wide Input Voltage Range from 2.85V to 6.5V**
- **Optimized for Ceramic Output Capacitors**
- **Internal Start-Up into Pre-biased Outputs**
- **Power Good Indicator**
- **Enable Control**
- **Over-Current and Over-Temperature Protections**
- **Under-Voltage Protection with Hiccup Mode**
- **VID Control Range Via I2C Compatible Interface : 0.6V to 1.5V step = 10mV**

### **Applications**

- Automotive Systems
- Infotainment and Cockpit Systems
- Vehicle ADAS ECU
- Connected Car Systems
- High Density DDR Memory
- Broadband Communications and Industrial Systems

### **Simplified Application Circuit**





### **Ordering Information**

#### RTQ2159 口口-QA



#### **Note :**

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

### **Marking Information**



00= : Product Code YMDNN : Date Code

### **Pin Configuration**

(TOP VIEW)



WET-WQFN-21L 4x4 (FC)

### **Functional Pin Description**





### **Functional Block Diagram**



Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com **DSQ2159-QA-01** March 2021

### **Operation**

The RTQ2159 is a high efficiency synchronous step-down converter utilizes the proprietary Advanced Constant On-Time  $(ACOT^@)$  control architecture. The ultrafast ACOT<sup>®</sup> control enables the use of small capacitance to save the PCB size.

During normal operation, the internal high-side power switch (HSFET) is turned on for a fixed interval determined by a one-shot timer at the beginning of each clock cycle. When the HSFET turns off, the low-side power switch (LSFET) turns on. Due to the output capacitor ESR, the voltage ripple on the output has similar shape as the inductor current. Via the feedback resistor network, this voltage ripple compared with the internal reference. When the minimum off-time one-shot (100ns, typ.) has timed out and the inductor current is below the current limit threshold, the one-shot is triggered again if the feedback voltage falls below the feedback reference voltage (1V, typ.). To achieve stable operation with low-ESR ceramic output capacitors, an internal ramp signal is added to the feedback reference voltage to simulate the output voltage ripple. The ACOT $^{\circledR}$  control architecture features ultrafast transient response. When a load is suddenly increased, the output voltage drops quickly, and almost immediately, a new on-time is triggered, and inductor current rises again.

The traditional COT controller implements the on-time to be inversely proportional to input voltage and directly proportional to the output voltage to achieve pseudo-fixed frequency over the input voltage range. But even with defined input and output voltages, a fixed ON time will mean that frequency will have to increase at higher load levels to compensate for the power losses in the MOSFETs and Inductor. The ACOT® control further added a frequency locked loop system, which slowly adjusts the ON time to compensate the power losses, without influencing the fast transient behavior of the COT topology.

#### **Power and Bias Supply**

The VIN pins on the RTQ2159 are used to supply voltage to the drain terminal of the internal HSFET. These pins also supply bias voltage for an internal regulator at AVCC. The voltage on AVCC pin is used

for internal chip bias and gate drive for the LSFET. The gate drive for the HSFET is supplied by a floating supply  $(C_{\text{BOOT}})$  between the BOOT and SW pins, which is charged by an internal synchronous diode from AVCC. In addition, an internal charge pump maintains the  $C_{\text{BODT}}$  voltage is sufficient to turn-on the HSFET.

It is important to understand that if there is a discharge path on the AVCC rail that can pull a current higher than the internal LDO's current limit from the AVCC, then the AVCC drops below the UVLO falling threshold and thereby shutting down the output of RTQ2159.

### **Enable, Start-Up, Shutdown and UVLO**

The RTQ2159 implements under-voltage lockout protection (UVLO) to prevent operation without fully turn-on the internal power MOSFETs. The UVLO monitors the internal AVCC regulator voltage. When the AVCC voltage is lower than UVLO threshold voltage, the device is shut off. UVLO is non-latching protection.

The EN pin is provided to control the device turn-on and turn-off. When EN pin voltage is above the turn-on threshold  $(V_{FNH})$ , the device starts switching and when the EN pin voltage falls below the turn-off threshold (VENL) it stops switching.

When appropriate voltages are present on the VIN, AVCC, and EN pins, the RTQ2159 will begin switching and initiate a soft-start ramp of the output voltage. An internal soft-start ramp will limit the ramp rate of the output voltage to prevent excessive input current during start-up. If a longer ramp time is desired, a capacitor can be placed from the SS pin to ground. The 10μA current that is sourced from the SS pin will create a smooth voltage ramp on the capacitor. If this external ramp rate is slower than the internal soft-start, the output voltage will be limited by the ramp rate on the SS pin instead. Once both of the external and internal soft-start ramps have exceeded 1V, the output voltage will be in regulation. The typical external soft start time can be calculated by the equation below.

$$
C_{SS}(nF) = \frac{t_{SS}(ms) \times l_{SS}(\mu A)}{V_{REF}(V)}
$$



#### where  $I_{SS} = 10\mu A$ ,  $V_{REF} = 1V$

When the V<sub>EN</sub> is lower than V<sub>ENL</sub>, the SS pin voltage is reset to GND.





#### **Pre-Bias**

If there is a residual voltage on output voltage before start-up, both of the internal HSFET and LSFET are prohibited switching until the soft start ramp is higher than feedback voltage. When the soft start ramp cross above the feedback voltage, switching will begin and the output voltage will smoothly rise from the pre-biased level to its regulated target.

### **Switching Frequency, Minimum On-Time and Minimum Off-Time**

The RTQ2159 offers four different switching frequencies of 0.46MHz, 0.69MHz, 0.92MHz and 2.1MHz via the  $I^2C$  setting. Selection of the operating frequency is a trade-off between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge and transition losses, but requires larger inductance values and/or capacitance to maintain low output ripple voltage. The RTQ2159 offers default 2.1MHz switching frequency for allowing the use of smaller inductor and capacitor values. An additional constraint on operating frequency is the minimum controllable on-time and off-time. The minimum on-time is the smallest duration of time in which the high-side power MOSFET (HSFET) can be in its "on" state. This time is typically 45ns. In continuous mode operation, the minimum duty cycle can be estimated by ignoring component losses as follows :

#### $D_{MIN} = f_{SW} \times f_{ON}$  MIN

The minimum off-time, tor F\_MIN, is the smallest amount of time that the RTQ2159 is capable of turning on the low-side power MOSFET (LSFET), tripping the current comparator and turning the power MOSFET back off. This time is 100ns (typ.). The minimum off-time limit imposes a maximum duty cycle of ton  $/($  ton + tOFF\_MIN).

### **Current Limit and Output Under-Voltage Protection**

The RTQ2159 provides current limits  $I_{LIM}$  to support an output continuous current of 8A. The device cycle-by-cycle compares the valley current of the inductor against the current limit threshold. Hence, the output current will be half the ripple current higher than the valley current.

The inductor current level is monitored by measuring the low-side MOSFET voltage between the SW pin and GND, which is proportional to the switch current, during the on-time of LSFET. To improve the current measurement accuracy, temperature compensation is added internally. If the measured drain to source voltage of the LSFET is above the voltage proportional to current limit, the LSFET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited the output voltage tends to drop because the load demand is higher than what the converter can support.

When the output voltage falls below Output UVP Threshold  $(V_{UVP})$ , the UVP comparator detects it and shuts down the device to avoid the excessive heat. If the UVP condition remains for a period of time, a soft-start sequence for auto-recovery will be initiated. It is shown in Figure 2. When the overcurrent condition is removed, the output voltage returns to the regulated value.

Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ2159-QA-01 March 2021

### Fault condition removed Output Short V<sub>OUT</sub>, 1V/Div Resume normal operation **I<sub>I</sub>**, 10A/Div V<sub>PGOOD</sub>, 4V/Div V<sub>SW</sub>, 10V/Div 20mV/Div

#### Figure 2. Current Limit and UVP

Similar to the forward overcurrent, the reverse current protection is realized by monitoring the current across the low-side MOSFET. When the LSFET current reaches  $-10A$  (typ.), the synchronous rectifier is turned off. This limits the ability of the regulator to actively pull-down on the output.

#### **Power-Good Output**

The PGOOD pin is an open-drain power-good indication which is connected to an external voltage source through a pull-up resistor. The power-good function is activated after soft-start is finished and is controlled by the feedback signal V<sub>FB</sub>. During soft-start, PGOOD is actively held low and only allowed to transition high after soft-start is over. If  $V_{FB}$  rises above a power-good threshold  $V<sub>TH-PGLH</sub>$  (typically 95% of the target value), the PGOOD pin will be in high impedance and V<sub>PGOOD</sub> will be held high after a certain delay elapsed. When VFB drops by a VFB falling hysteresis  $\Delta V$ <sub>TH</sub> p<sub>GLH</sub> (typically 10% of the target value) or exceeds VFB rising threshold VTH PGHL typically 110% of the target value), the PGOOD pin will be pulled low. For VFB above VFB falling hysteresis, VPGOOD will be pulled high again when V<sub>FB</sub> drops back by a power-good hysteresis  $\Delta V$ TH PGHL (typically 5% of the target value). Once being started-up, if any protection is triggered (UVP and OTP) or EN is from high to low. PGOOD will be pulled to GND. To prevent unwanted PGOOD glitches during transients or dynamic VOUT changes, the RTQ2159's PGOOD falling edge includes a blanking delay of approximately  $10\mu s$ .



Figure 3. The Logic of PGOOD

#### **Over-Temperature Protection (OTP)**

The RTQ2159 monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value ( $T_{SD}$ , typically 175°C), the RTQ2159 stops switching with SS reset to ground and an internal discharge switch turns on to quickly discharge the output voltage. During start up, if the device temperature is higher than 175°C, the device does not start switching. The device re-starts switching when the temperature drops more than 15°C (typ.).

### **Output Voltage Discharge**

An internal 50 $\Omega$  discharge switch that discharges the VOUT through SW node during any fault events like UVP, OTP, AVCC voltage below UVLO and when the EN pin voltage ( $V_{EN}$ ) is below the turn-on threshold.



### **Absolute Maximum Ratings** (Note 1)



### **Recommended Operating Conditions** (Note 4)



### **Electrical Characteristics**

( $V_{IN}$  = 5V, T<sub>J</sub> = -40°C to 125°C, unless otherwise specified)



**RTQ2159-QA**







**Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** Θ<sub>JA</sub> is measured under natural convection at T<sub>A</sub> = 25°C on a Four-layer Richtek Evaluation Board. θ<sub>JC</sub> is measured at the top of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Note 5.** Guaranteed by design.



### **Typical Application Circuit**



Note :

All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any derating effect, like a DC bias.

#### **Table 1. Suggested Component Values**



#### **Table 2. Suggested Component Selections**





 $V_{IN} = 5V$  $V_{IN} = 3.3V$  $V_{IN} = 2.85V$  $V_{IN} = 6.5V$ 

 $V_{IN} = 5V$  $V_{IN} = 3.3V$  $V_{IN} = 2.85V$  $V_{IN} = 6.5V$ 

### **Typical Operating Characteristics**







Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com **DSQ2159-QA-01** March 2021



Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation DSQ2159-QA-01 March 2021 www.richtek.com



**RICHTEK** 









**Switching Frequency vs. Input Voltage**





Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com **DSQ2159-QA-01** March 2021









**Current Limit Threshold vs. Input Voltage**





**Load Transient Response**









**Power On from EN**



**Output Ripple Voltage**





 $V_{IN}$  = 5V,  $V_{OUT}$  = 1V,  $I_{OUT} = 8A$ V<sub>OUT</sub><br>(500mV/Div) V<sub>EN</sub><br>(2V/Div) V<sub>PGOOD</sub><br>(5V/Div) V<sub>SW</sub><br>(5V/Div)  $Time (500\mu s/Div)$ 

Copyright © 2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation www.richtek.com DSQ2159-QA-01 March 2021

### **Functional Register Table**

### **Table 3. RTQ2159 Register Summary**



#### **Table 4. MANUFACTURER\_ID**





#### **Table 5. FREQ\_REG**

















### **RICHTEK**

#### **Table 7. DCDCCTRL\_REG**





### **Table 8. STATUS\_REG**









### **Application Information**

A general RTQ2159 application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement and begins with the operating frequency. Next, the inductor L is chosen and then the input capacitor  $C_{\text{IN}}$ , the output capacitor COUT, the internal regulator capacitor CAVCC, and the bootstrap capacitor CBOOT, can be selected. Next, feedback resistors are selected to set the desired output voltage. Finally, the remaining optional external components can be selected for functions such as the EN and UVLO threshold, external soft-start time, and PGOOD.

#### **Inductor Selection**

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current  $(I<sub>SAT</sub>)$ , and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current  $\Delta I_L$  to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$
L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}
$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded transient response. Lower inductance values allow for smaller case size, but the increased ripple lowers the effective current limit threshold and increases the AC losses in the inductor. To enhance the efficiency, choose a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-current value at which DCM/CCM switchover occurs.

The inductor selected should have a saturation current rating greater than the peak current limit of the device. The core must be large enough not to saturate at the peak inductor current  $(I_1 PFAK)$  :

$$
\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}
$$

 $I_{L\_PEAK} = I_{OUT\_MAX} + \frac{1}{2} \Delta I_{L}$ 

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### **Input Capacitor Selection**

Input capacitance,  $C_{IN}$ , is needed to filter the pulsating current at the drain of the high-side power MOSFET.  $C<sub>IN</sub>$  should be sized to do this without causing a large variation in input voltage. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below :

$$
\Delta V_{\text{CIN}} = D \times I_{\text{OUT}} \times \left( \text{ESR} + \frac{1 - D}{C_{\text{IN}} \times f_{\text{SW}}} \right)
$$

where

$$
D = \frac{V_{OUT}}{V_{IN} \times \eta}
$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum input capacitance can be estimated as equation below :

$$
C_{IN\_MIN} = I_{OUT\_MAX} \times \frac{D(1-D)}{\Delta V_{CIN\_MAX} \times f_{SW}}
$$

where  $\Delta V$ CIN MAX = 50mV.







Figure 4. CIN Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of :

$$
I_{RMS} \cong I_{OUT\_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}-1}
$$

It is commonly to use the worse  $I_{RMS} \approx I_{OUT}/2$  at  $V_{IN} =$ 2V<sub>OUT</sub> for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for witching regulator applications due to its small size, robustness and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RTQ2159 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, two small ceramic capacitors of  $0.1\mu$ F should be placed close to the part; one at the VIN11/PGND pins and the second at VIN2/PGND pins.

These capacitors should be 0402 or 0603 in size.

#### **Output Capacitor Selection**

The selection of  $C_{\text{OUT}}$  is determined by considering to satisfy the voltage ripple, the transient loads and to ensure that control loop is stable. Loop stability can be checked by viewing the load transient response. The peak-to-peak output ripple,  $\Delta V_{\text{OUT}}$ , is characterized by two components, which are ESR ripple ΔV<sub>P-P ESR</sub> and capacitive ripple  $\Delta V_{\text{P-P-C}}$ , can be expressed as below :

$$
\Delta \text{VOUT} = \Delta \text{Vp}_- \text{ESR} + \Delta \text{Vp}_- \text{C}
$$
\n
$$
\Delta \text{Vp}_- \text{P}_- \text{ESR} = \Delta I_L \times \text{ResR}
$$
\n
$$
\Delta \text{Vp}_- \text{P}_- \text{C} = \frac{\Delta I_L}{8 \times \text{COUT} \times \text{fSW}}
$$

where the  $\Delta I_L$  is the peak-to-peak inductor ripple current and RESR is the equivalent series resistance of COUT. The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding to the transient loads, the V<sub>SAG</sub> and V<sub>SOAR</sub> requirement should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time.

$$
t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}
$$

$$
D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF\_MIN}}
$$

The worst-case output sag voltage can be determined by :

$$
\Delta V_{OUT\_SAG} = \frac{L \times (I_{L\_PEAK})^2}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}
$$

The amount of overshoot due to stored inductor energy when the load is removed can be calculated as :

$$
\Delta \text{VOUT\_SOAR} = \frac{L \times (I_{L\_PEAK})^2}{2 \times \text{COUT} \times \text{VOUT}}
$$

## **RICHTEK**

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

#### **Internal AVCC Regulator**

Good bypassing at AVCC pin is necessary to supply the high transient currents required by the power MOSFET gate drivers. Place a low ESR MLCC capacitor with capacitance  $\geq$  4.7 $\mu$ F (or effective capacitance  $\geq 1.5\mu$ F) as close as possible to AVCC pin, the rated voltage of CAVCC should be higher than 10V with 0805 or 0603 in size.

Applications with high input voltage and high switching frequency will increase die temperature because of the higher power dissipation across the LDO. Do not connect AVCC to provide power to other devices or loads.

#### **HSFET Bootstrap Driver Supply**

The bootstrap capacitor (CBOOT) between BOOT pin and SW pin is used to create a voltage rail above the applied input voltage, VIN. Specifically, the bootstrap capacitor is charged through an internal MOSFET switch to a voltage equal to approximately VAVCC each time the LSFET is turned on. The charge on this capacitor is then used to supply the required current during the remainder of the switching cycle.

The selection of C<sub>BOOT</sub> considers the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose  $\Delta V_{\text{BOOT}}$  such that the available gate-drive voltage is not significantly degraded when determining CBOOT. A typical range of  $\Delta V_{\text{BOOT}}$  is 100mV to 300mV. The bootstrap capacitor should be a low-ESR ceramic  $capacitor$ . For most applications a  $0.1\mu F$  ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

EMI issue is worse when the switch is turned on rapidly due to high di/dt noises induced. In some cases, it is desirable to reduce EMI further, even at the expense of some additional power dissipation. The turn-on rate of the high-side switch can be slowed by placing a small  $( $47\Omega$ ) resistor between the BOOT pin and the$ external bootstrap capacitor. This will slow down the rates of the high-side switch turn-on and the rise of VSW. The recommended application circuit is shown in Figure 5, which includes an external bootstrap diode for charging the bootstrap capacitor and a bootstrap resistor RBOOT being placed between the BOOT pin and the capacitor/diode connection.



Figure 5. External Bootstrap Diode and Resistor at the BOOT Pin

#### **Enable Control**

The EN pin controls the turn-on and turn-off of the device. When EN pin voltage is above the turn-on threshold (VENH), the device starts switching, and it stops switching when the EN pin voltage falls below the turn-off threshold ( $V_{FNI}$ ). The EN pin of RTQ2159 has internally pull-up with current source. However, the RTQ2159 internally week pull-down the EN pin. Figure 6 shows example if an enable time delay is required :



Figure 6. Enable Timing Control

Figure 7 shows examples of configurations for driving the EN pin from logic.



Figure 7. Logic Control for the EN Pin

### **I <sup>2</sup>C Interface**

A general-purpose serial interface to control and monitor the configuration registers is provided in the RTQ2159 and the I<sup>2</sup>C slave address of the RTQ2159 are 0x60 (A0 pin = High Level), 0x62 (A0 pin floating), or 0x63 (A0 pin = Low Level). This I<sup>2</sup>C interface supports standard slave mode (100kbps) and fast mode (400kbps). A multiple bytes reading or writing over the  $1^2C$  interface can also be done through the RTQ2159 (see Figure 8).



Figure 8. I<sup>2</sup>C Read/Write Stream and Timing Diagram

## **RICHTEK**

### **Thermal Consideration**

In many applications, the RTQ2159 does not generate much heat due to its high efficiency and low thermal resistance of its thermally enhanced WET-WQFN-21L 4x4 (FC) package. However, in applications which the RTQ2159 is running at a high ambient temperature, high input voltage and high switching frequency, the generated heat may exceed the maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 175°C, RTQ2159 stop switching the power MOSFETs until the temperature drops about 15°C cooler.

The maximum power dissipation can be calculated by the following formula :

- $\bullet$   $T_{\text{J}(MAX)}$  is the maximum allowed junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 125°C.
- TA is the ambient operating temperature.
- $\bullet$   $\theta$ JA(EFFECTIVE) is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The device thermal resistance depends strongly on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Table 10 shows the simulated thermal resistance of RTQ2159 which is mounted on PCB with difference tack-up and copper thickness. The layout of thermal model refers to the RTQ2159 evaluation board.







As an example, consider the case when the RTQ2159 is used in applications where  $V_{IN} = 5V$ ,  $I_{OUT} = 8A$ ,  $V$ OUT = 1V.

The efficiency at 1V, 8A is 75% by using  $WE-744316022$  (0.22 $\mu$ H, 1.25m $\Omega$  DCR) as the inductor and measured at room temperature. The core loss 0.094W can be obtained from its website. In this case, the power dissipation of RTQ2159 is

$$
P_{D,RT} = \frac{1-\eta}{\eta} \times P_{OUT} - \left( I_0^2 \times DCR + P_{CORE} \right) = 2.49W
$$

Considering the  $\theta$ JA(EFFECTIVE) is 39.2°C/W by using RTQ2159 evaluation board with 4 layers PCB and 2oz copper thickness, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately :

$$
T_J = 2.49 \times 39.2 \frac{^{\circ}C}{W} + 25^{\circ}C = 122^{\circ}C
$$

26

### **Layout Guidelines**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RTQ2159 :

- ► Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- $\triangleright$  Keep the traces of the main current paths wide and short.
- VIN pins should place input capacitors on each side of IC. Place these input capacitors as close to VIN pins as possible.
- $\triangleright$  Place the AVCC decoupling capacitor,  $C_{\text{AVCC}}$ , as close to AVCC pin as possible.

## **RTQ2159-QA**

- $\triangleright$  Place bootstrap capacitor,  $C_{\text{BOOT}}$ , as close to IC as possible. Routing the trace with width of 20mil or wider.
- Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the RTQ2159 to additional ground planes within the circuit board and on the bottom side.
- ▶ The high frequency switching nodes, SW and BOOT, should be as small as possible. Keep analog components away from the SW and BOOT nodes.
- ▶ Connect the feedback sense network behind via of output capacitor.

Figure 9 is the layout example which uses (70mm x100mm), four-layer PCB with 2oz copper.



Figure 9. PCB Layout Guide



### **Outline Dimension**





**WET W-Type 21L QFN 4x4 (FC) Package**



### **Footprint Information**



### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### **RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume<br>responsibility for use of any circuitry other than circuit result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.