High Efficiency Single Synchronous Buck PWM Controller

General Description

The RT8237K PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high voltage batteries to generate low voltage CPU core, I/O, and chipset RAM supplies in notebook computers.

The constant on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.


The RT8237K achieves high efficiency at a reduced cost by eliminating the current sense resistor found in traditional current mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronous rectifier MOSFETs and to enter diode emulation mode at light load condition. The Buck conversion allows this device to directly step down high voltage batteries at the highest possible efficiency. The pre-set frequency selections minimize the effort required for new designs. The RT8237K is intended for CPU core, chipset, DRAM, or other low voltage supplies down to 0.7V. The RT8237K is available in the VQFN-16L 3x3 package.

Features

- Wide Input Voltage Range: 4.5V to 26V
- Output Voltage Range: 0.7V to 3.3V
- Built-in 0.5% 0.7V Reference Voltage
- Quick Load-Step Response within 100ns
- 4700ppm/°C Current Source for Current Limit RDS(ON)
- Adjustable Current Limit with Low-side MOSFET
- 4 Selectable Frequency Settings
- Soft-Start Control
- Drives Large Synchronous-Rectifier FETs
- Integrated Boot Switch
- Built-in OVP/OCP/UVP
- Thermal Shutdown
- Power Good Indicator

Applications

- Notebook Computers
- CPU Core Supply
- Chipset/RAM Supply Down to 0.7V
- Generic DC-DC Power Regulator



Simplified Application Circuit





Ordering Information

RT8237К 🗖 🗖 🗖

Pin 1 Orientation

(2): Quadrant 2, Follow EIA-481-D (Empty means Pin1 orientation is Quadrant 1)

⁻⁻Package Type QV : VQFN-16L 3x3 (V-Type)

Lead Plating System G: Richtek Green Policy Compliant

Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


Marking Information



UV= : Product Code YMDNN : Date Code

Pin Configuration

(TOP VIEW)



VQFN-16L 3x3

Copyright © 2023 Richtek Technology Corporation. All rights reserved. www.richtek.com




Functional Pin Description

Pin No.	Pin Name	Pin Function
1	CS	Current-limit threshold setting input. Connect a setting resistor to GND, and the current-limit threshold is equal to 1/8 of the voltage at this pin.
2	EN	Enable control input. Pulling this pin voltage higher than 1.8V will enable this PWM controller. Pulling this pin to GND will disable this PWM controller. Please do not leave this pin floating, and avoid driving this pin voltage higher than Vvcc at any time.
3	FB	VOUT feedback voltage input. Connect FB to a resistor voltage divider from VOUT to GND to adjust the output from 0.7V to 3.3V
4	RF	Switching frequency selection. Connect a resistor to select switching frequency as shown in Electrical Characteristics. The switching frequency is detected and latched after startup. This pin also controls diode emulation mode or forced CCM selection. Pull down to GND with resistor: Diode Emulation Mode. Connect to PGOOD with resistor: forced CCM after PGOOD becomes high.
5	NC	No Connection.
6	VCC	Supply voltage input. This pin provides the power for the buck controller, the low-side driver, and the bootstrap circuit for high-side driver. Bypass to GND with a 1μ F ceramic capacitor.
7, 17 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
8	PGND	Power ground for low-side MOSFET.
9	NC	No Connection.
10	NC	No Connection.
11	LGATE	Gate drive output for low-side external MOSFET.
12	PHASE	External inductor connection pin for PWM controller. It behaves as the current sense comparator input for low-side MOSFET RDS(ON) sensing and reference voltage for on time generation.
13	UGATE	Gate drive output for high-side external MOSFET.
14	BOOT	Bootstrap supply for high-side gate driver. Connect through a capacitor $(0.1 \mu F)$ to the floating node (PHASE).
15	NC	No Connection.
16	PGOOD	Power good indicator is an open-drain output. This pin is pulled low as UVP, OVP, OTP, EN low or output voltage is not regulated (such as before soft-start). An external pull-up resistor to VCC or another external rail is required, and the recommended pull-up resistor is $100k\Omega$. Please do not pull the PGOOD voltage higher than 6V.





Functional Block Diagram



Copyright © 2023 Richtek Technology Corporation. All rights reserved.

Operation

The RT8237K integrates a Constant-On-Time (COT) PWM controller that provides the PWM signal which relies on the output ripple voltage compared with internal reference voltage.

The UGATE driver is turned on at the beginning of each cycle. After the internal one-shot timer expires, the UGATE driver will be turned off. The pulse width of this one-shot is determined by the converter's input voltage and the output voltage to keep the frequency fairly constant over the input voltage and output voltage range.

Power-On Reset, UVLO

Power-On Reset (POR) occurs when VCC rises above approximately 4.1V (typical), the RT8237K will reset the fault latch and prepare the PWM for operation. When the input voltage is below 3.7V(min.), the Undervoltage Lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low.

Soft-Start

The output voltage will track the internal ramp voltage during soft-start interval to prevent large inrush current and output voltage overshoot while the converter is being powered up.

Mode Selection

The RT8237K supports mode selection through the RF by connecting a resistor from the RF pin to either GND or PGOOD. When the resistor is connected to GND, the controller operates in diode emulation mode. When the resistor is connected to PGOOD, the controller operates in CCM mode.

Current Limit Setting

The RT8237K has a cycle-by-cycle current limit control. The current limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the sensing signal at PHASE is above the current-limit threshold, the PWM is not allowed to initiate a new cycle.

Overvoltage Protection

The output voltage can be continuously monitored for over-voltage condition. When the output voltage exceeds 20% of its set voltage threshold, the UGATE goes low and the LGATE is forced high.

Undervoltage Protection

The output voltage can be continuously monitored for undervoltage condition. When the output voltage is less than 70% of its set voltage, undervoltage protection is triggered and then both UGATE and LGATE gate drivers are forced low.



Absolute Maximum Ratings (Note 1)	
• VCC, FB, PGOOD, EN, CS, RF to GND	0.3V to 6V
BOOT to GND	
DC	0.3V to 36V
<100ns	5V to 42V
BOOT to PHASE	
DC	0.3V to 6V
<100ns	5V to 7.5V
PHASE to GND	
DC	5V to 30V
<100ns	10V to 42V
UGATE to GND	
DC	5V to 36V
<100ns	10V to 42V
UGATE to PHASE	0.3V to 6V
DC	
<100ns	
LGATE to GND	
DC	
<100ns	
• Power Dissipation, PD @ TA = 25° C	
VQFN-16L 3x3	3.33W
Package Thermal Resistance (Note 2)	0.0011
VQFN-16L 3x3, θJA	30°C/W
VQFN-16L 3x3, θJC	7.5°C/W
Lead Temperature (Soldering, 10 sec.)	
Junction Temperature	
Storage Temperature Range	
Storage remperatore Range ESD Susceptibility	05 0 10 100 0
HBM (Human Body Model)	2k\/
	ZNV
Recommended Operating Conditions (Note 4)	
Supply Input Voltage	4.5V to 26V
Control Voltage, VCC	4.5V to 5.5V
Ambient Temperature Range	40°C to 85°C
Iunction Temperature Range	



Electrical Characteristics

(VCC = 5V, TA = 25° C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit			
Input Power Supply									
VCC Quiescent Supply Current	lq	FB forced above the regulation point, VEN = 5V		0.5	1.25	mA			
VCC Shutdown Current	ISHDN	VCC current, VEN = 0V			1	μA			
CS Shutdown Current		CS pull to GND			1	μA			
EB Error Comporator		DEM	0.7005	0.704	0.7075				
FB Error Comparator Threshold	Vref	DEM, T _A = -40°C to 85°C (Note 5)	0.697	0.704	0.711	V			
FB INPUT BIAS CURRENT		VFB = 0.735V	-1	0.01	1	μA			
Vout Voltage Range			0.7		3.3	V			
		$R_{RF} = 470 k\Omega$ (Note 6)		435					
Quitabing Frequency	form	$R_{RF} = 200 k\Omega$ (Note 6)		510					
Switching Frequency	fsw	$R_{RF} = 100 k\Omega$ (Note 6)		570		– kHz –			
		$R_{RF} = 39k\Omega$ (Note 6)		645					
Minimum Off-Time	toff_min		130	230	330	ns			
Current Sensing	1				•	L			
CS Source Current	Ics		9	10	11	μA			
CS Source Current TC				4700		ppm/°C			
Zero Crossing Threshold		DEM	-10		5	mV			
		GND – PHASE, V _{CS} = 2.4V	280	300	320				
Current-limit threshold	VLIM	GND – PHASE, Vcs = 1.6V	185	200	215	5 mV			
		GND – PHASE, Vcs = 0.4V	40	50	60				
		PHASE – GND, V _{CS} = 2.4V		300					
Negative Current-limit threshold		PHASE – GND, Vcs = 1.6V 200				mV			
lineshold		PHASE – GND, Vcs = 0.4V		50					
Protection Function	-	1				I			
Output UV Threshold		With respect to error comparator threshold	65	70	75	%			
OVP Threshold		With respect to error comparator threshold	115	120	125	%			
OV Fault Delay		FB forced above OV threshold		5		μS			
VCC Undervoltage Lockout Threshold	UVLO	Falling edge, hysteresis = 100mV, PWM disabled below this level	3.7	3.9	4.1	V			
Vout Soft-Start		From EN = high to VOUT = 95%		1.9		ms			
UV Blank Time	1	From EN signal going high		3.7		ms			
Thermal Shutdown Threshold	Tsd			150		°C			


Parameter		Symbol	Test Conditions	Min	Тур	Мах	Unit	
Driver On Resi	stance	1						
UGATE Drive S	ource	RUGATEsr	BOOT – PHASE forced to 5V		1.8	3.6	Ω	
UGATE Drive S	ink	RUGATEsk	BOOT – PHASE forced to 5V		1.2	2.4	Ω	
LGATE Drive So	ource	RLGATEsr	LGATE, High State		1.8	3.6	Ω	
LGATE Drive Si	nk	RLGATEsk	LGATE, Low State		0.8	1.6	Ω	
Deed Time			LGATE Rising (VPHASE = 1.5V)		30			
Dead Time			UGATE Rising		30		ns	
Internal Boost C Switch On Resis			VCC to BOOT, 10mA			80	Ω	
EN Threshold								
EN Input	Logic-High	Viн		1.8			V	
Voltage	Logic-Low	VIL				0.5	V	
Mode Decision			•					
V _{RF} Threshold f	or DEM					0.5	V	
VRF Threshold f	or FCCM			1.8			V	
PGOOD								
Trip Threshold (falling, leaving PGOOD)			Measured at FB, with respect to reference, Hysteresis = 3%	87	90	93	%	
Trip Threshold (rising, leaving PGOOD)			Measured at FB, with respect to reference, Hysteresis = 3%	115	120	125	%	
Fault Propagation Delay		/ Falling Edge, FB forced below PGOOD trip threshold			2.5		μs	
Output Low Volt	age		Isink = 1mA			0.4	V	
Leakage Curren	ıt		High State, forced to 5V			1	μA	

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the case top of the package.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design. Not production tested.

Note 6. Not production tested. Test condition is V_{IN} = 8V, V_{OUT} = 1.1V, I_{OUT} = 10A using application circuit.


Typical Application Circuit








Typical Operating Characteristics

RT8237K












Switching Frequency vs. Intput Voltage





Switching Frequency vs. Output Current





Copyright © 2023 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.














Copyright © 2023 Richtek Technology Corporation. All rights reserved.



ΕN

(5V/Div)


VOUT

(1V/Div)

PGOOD (5V/Div)

PHASE

(10V/Div)



Power On from EN


Time (500µs/Div)

 $V_{IN} = 12V, V_{CC} = 5V, V_{EN} = 0V \text{ to } 5V,$

 $R_{RF} = 200 k\Omega$, FCCM,


 $V_{OUT} = 3.3V$,

 $I_{LOAD} = 0.1A$



RICHTEK

OverVoltage Protection



UnderVoltage Protection $V_{IN} = 12V, V_{CC} = V_{EN} = 5V,$ V_{OUT}=3.3V V_{OUT} (1V/Div) PHASE · (10V/Div) LGATE (5V/Div) PGOOD (5V/Div) ≥ ······ŧ····· Time (100µs/Div)

Copyright © 2023 Richtek Technology Corporation. All rights reserved. www.richtek.com

RICHTEK

Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RT8237K PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high voltage batteries to generate low voltage CPU core, I/O, and chipset RAM supplies in notebook computers. Richtek Mach ResponseTM technology is specifically designed for providing 100ns "instant-on" response to load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The topology solves the poor load transient response timing problems of fixed frequency current mode PWMs and avoids the problems caused by widely varying switching frequencies in conventional constant on-time and constant off-time PWM schemes.

On-Time Control (TON/MODE)

The on-time one-shot comparator has two inputs. One input monitors the output voltage from the PHASE pin, while the other input samples the input voltage and converts it to a current. This input voltage proportional current is used to charge an internal on-time capacitor. The on-time is the time required for the voltage on this capacitor to charge from zero volts to VOUT, thereby making the on- time of the high-side switch directly proportional to output voltage and inversely proportional to input voltage.

The on-time is given by:

 $t_{ON} = (V_{OUT}/V_{IN})/f_{SW}$

R _{RF} (kΩ)	Switching Frequency (kHz)
470kΩ	435
200kΩ	510
100kΩ	570
39kΩ	645

Note: For DEM, connect RRF to GND; for CCM, connect RRF to PGOOD.

Enable and Disable

The EN pin allows for power sequencing between the controller bias voltage and another voltage rail. The RT8237K remains in shutdown if the EN pin is lower than 500mV. When the EN pin rises above the VEN trip point, the RT8237K will begin a new initialization and soft-start cycle.

POR, UVLO and Soft-Start

Power-on reset (POR) occurs when VCC rises above approximately 4.1V, in which the RT8237K resets the fault latch and prepares the PWM for operation. When the input voltage is below 3.7V (min.), the VCC Undervoltage Lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low. A builtin soft-start is used to prevent the power supply input from surge currents after PWM is enabled. A ramping up current-limit threshold eliminates the VOUT foldedback current during the soft-start duration.

Mode Selection (RF) Operation

To select the operation mode, connect a resistor from the RF pin to either GND or PGOOD. When the resistor is connected to GND, the controller operates in diode emulation mode. When the resistor is connected to PGOOD, the controller operates in CCM mode.

Diode-Emulation Mode (RRF connected to GND)

In diode-emulation mode, the RT8237K automatically reduces switching frequency at light load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly without increasing VOUT ripple or load regulation. As the output current decreases from heavy load condition, the inductor current is reduced and eventually comes to the point where its valley touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. To emulate the behavior of diodes, the low-side MOSFET allows only partial negative current to flow

RICHTEK Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS8237K-02 November 2023

when the inductor freewheeling current reaches negative. As the load current is further decreased, it takes longer and longer to discharge the output capacitor to the level that requires the next "ON" cycle. The on-time is kept the same as that in heavy load condition. On the contrary, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous condition. This is shown in Figure 1. The transition load point to the light load operation is calculated as follows:

$$I_{LOAD} \approx \frac{\left(V_{IN} - V_{OUT}\right)}{2L} \times t_{ON}$$

where ton is the on-time.




Figure 1. Boundary Condition of CCM/DCM

The switching waveforms may appear noisy and asynchronous when light loading causes diodeemulation operation, but this is a normal operating condition that results in high light load efficiency. Tradeoffs in DEM noise vs. light load efficiency is made by varying the inductor value. The disadvantages for using higher inductor values include larger physical size and degraded load transient response (especially at low input voltage levels).

Forced-CCM Mode (FCCM)

The low noise, forced-CCM mode disables the zerocrossing comparator, which controls the low-side switch on-time. This causes the low-side gate drive waveform to become the complement of the high-side gate drive waveform. This in turn causes the inductor current to reverse at light loads as the PWM loop to maintain duty ratio V_{OUT}/V_{IN}. A fairly constant switching frequency is the benefit of forced-CCM mode, but this comes at a cost. The no load battery current can be up to 10mA to 40mA, depending on the external MOSFETs.

Current Limit Setting (CS)

The RT8237K has a cycle-by-cycle current limit control. The current limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the current sense signal at PHASE is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (see Figure 2). In order to provide both good accuracy and a cost effective solution, the RT8237K supports temperature compensated MOSFET RDs(ON) sensing.

The CS pin of the RT8237K is a multiplexed pin for PWM enable/disable control and current-limit threshold setting. Connect a setting resistor from this pin to GND via an N- MOSFET. When the N-MOSFET is turned off, the PWM is disabled. When the N-MOSFET is turned on, the PWM is enabled and the current-limit threshold is equal to 1/8 of the voltage at this pin.

Choose a current limit resistor by following the equation below:

$$R_{OC_SET} = \frac{V_{CS_OC}}{I_{CS}} = \frac{\left(I_{LOAD_OC} - \frac{I_{RIPPLE}}{2}\right) \times 8 \times R_{DS(ON)}}{I_{CS}}$$

Inductor current is monitored by the voltage between the GND and PHASE pins, so the PHASE pin should be connected to the Drain terminal of the low-side MOSFET. ICS has a temperature coefficient to compensate the temperature dependency of the RDS(ON). GND is used as the positive current sensing node, so GND should be connected to the Source terminal of the low-side MOSFET.

As the comparison is being done during the OFF state, VLIMIT (current-limit threshold) sets the valley level of the inductor current. Thus, the load current at overcurrent threshold, ILOAD_OC, can be calculated as follows:

$$\begin{split} I_{\text{LOAD}_\text{OC}} &= \frac{V_{\text{CS}_\text{OC}}}{8 \times R_{\text{DS}(\text{ON})}} + \frac{I_{\text{RIPPLE}}}{2} \\ &= \frac{V_{\text{CS}_\text{OC}}}{8 \times R_{\text{DS}(\text{ON})}} + \frac{1}{2 \times L \times f} \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}} \end{split}$$

In an overcurrent condition, the current to the load exceeds the current to the output capacitor. Thus, the output voltage falls and eventually crosses the undervoltage protection threshold, inducing IC shutdown.

 Copyright © 2023 Richtek Technology Corporation. All rights reserved.
 RICHTEK
 is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS8237K-02
 November
 2023







Figure 2. "Valley" Current Limit

When the device operates in the FCCM, the negative current limit protects the external component. The negative current limit detect threshold is set as the same value as positive current limit but negative polarity. The threshold still is the valley value of the inductor current.

MOSFET Gate Driver

The high-side driver is designed to drive high current, low RDS(ON) N-MOSFET(s). When configured as a floating driver, 5V bias voltage is delivered from the VCC supply. The average drive current is proportional to the gate charge at VGS = 5V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between the BOOT and PHASE pins. To prevent shoot through, a dead-time is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. The low-side driver is designed to drive high current low RDS(ON) N-MOSFET(s). The internal pull-down transistor that drives LGATE low is robust, with a 0.5Ω typical on-resistance. A 5V bias voltage is delivered from the VCC supply. The instantaneous drive current is supplied by the flying capacitor between VCC and GND.

For high current applications, certain combinations of high and low-side MOSFETs may cause excessive gate-drain coupling, which can lead to efficiency-killing, EMI- producing shoot-through currents. This is often remedied by adding a resistor in series with BOOT, which increases the turn-on time of the high-side MOSFET without degrading the turn-off time (see Figure 3).



RT8237K

Figure 3. Reducing the UGATE Rise Time

Power Good Output (PGOOD)

The power good output is an open-drain output and requires a pull-up resistor. When the output voltage is 20% above or 10% below its set voltage, PGOOD will be pulled low. It is held low until the output voltage returns to within these tolerances once more. During soft-start, PGOOD is actively held low and is allowed to transition high only after soft- start is over and the output reaches 90% of its set voltage. There is a $2.5\mu s$ delay built into the PGOOD circuitry to prevent false transitions.

Output Overvoltage Protection (OVP)

The output voltage is continuously monitored for overvoltage condition. When the output voltage exceeds 20% of its set voltage threshold, overvoltage protection will be triggered and the low-side MOSFET is latched on. This activates the low-side MOSFET to discharge the output capacitor. The RT8237K is latched once OVP is triggered and can only be released by VCC or EN power on reset. There is a 5 μ s delay built into the overvoltage protection circuit to prevent false transitions.

Output Undervoltage Protection (UVP)

The output voltage can be continuously monitored for under- voltage condition. When the output voltage is less than 70% of its set voltage threshold, undervoltage protection will be triggered and then both UGATE and LGATE gate drivers are forced low. There is a 2.5μ s delay built into the undervoltage protection circuit to prevent false transitions. During soft-start, the UVP blanking time is 3ms.

Thermal Shutdown (OTP)

The device implements an internal thermal shutdown to protect itself if junction temperature exceeds 150°C. When the junction temperature exceeds the thermal shutdown threshold that the OTP function will be

triggered and the RT8237K will shut down and enter Latch-Off Mode. In Latch-Off Mode, the RT8237K can be reset by EN or power input VCC.

Output Voltage Setting (FB)

The output voltage can be adjusted from 0.7V to 3.3V by setting the feedback resistors, R1 and R2 (see Figure 4). Choose R2 to be approximately $10k\Omega$ and solve for R1 using the equation below:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where VREF is 0.704V (typ.).

Figure 4. Setting VOUT with a Resistive Voltage Divider

Inductor Selection

The inductor plays an important role in step-down converters because it stores the energy from the input power rail and then releases the energy to the load. From the viewpoint of efficiency, the dc resistance (DCR) of the inductor should be as small as possible to minimize the conduction loss. In addition, because the inductor takes up a significant portion of the board space, its size is also important. Low profile inductors can save board space especially when there is a height limitation. However, low DCR and low profile inductors are usually cost ineffective.

Additionally, larger inductance results in lower ripple current, which means lower power loss. The inductor current rising time increases with inductance value. This means the transient response will be slower. Therefore, the inductor design is a compromise between performance, size and cost.

In general, the inductance is designed such that the ripple current ranges between 20% to 40% of the full load current. The inductance can be calculated using the following equation:

$$L_{MIN} = \frac{V_{IN} - V_{OUT}}{f_{SW} \times k \times I_{OUT_rated}} \times \frac{V_{OUT}}{V_{IN}}$$

where k is the ratio between inductor ripple current and rated output current.

Input Capacitor Selection

Voltage rating and current rating are the key parameters in selecting an input capacitor. For a conservatively safe design, an input capacitor should generally have a voltage rating 1.5 times greater than the maximum input voltage.

The input capacitor is used to supply the input RMS current, which is approximately calculated using the following equation:

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The next step is to select a proper capacitor for RMS current rating. Placing more than one capacitor with low Equivalent Series Resistance (ESR) in parallel to form a capacitor bank is a good design. Also, placing ceramic capacitor close to the Drain of the high-side MOSFET is helpful in reducing the input voltage ripple at heavy load.

Output Capacitor Selection

The output capacitor and the inductor form a low-pass filter in the buck topology. In steady-state condition, the ripple current that flows into or out of the capacitor results in ripple voltage. The output voltage ripples contains two components, $\Delta VOUT_ESR$ and $\Delta VOUT_C$.

$$\Delta V_{OUT ESR} = \Delta I_L \times ESR$$

$$\Delta V_{OUT_C} = \Delta I_L \times \frac{1}{8 \times C_{OUT} \times f_{SW}}$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage sag can be calculated using the following equation.

$$V_{OUT_sag} = ESR \times \Delta I_{OUT}$$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output

 Copyright © 2023 Richtek Technology Corporation. All rights reserved.
 RICHTEK
 is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS8237K-02
 November
 2023

RICHTEK

voltage sag is the equivalent series inductance (ESL). A rapid change in load current results in di/dt during transient. Therefore, ESL contributes to part of the voltage sag. Use a capacitor that has low ESL to obtain better transient performance. Generally, using several capacitors in parallel will have better transient performance than using single capacitor for the same total ESR.

Unlike the electrolytic capacitor, the ceramic capacitor has relative low ESR and can reduce the voltage deviation during load transient. However, the ceramic capacitor can only provide low capacitance value. Therefore, use a mixed combination of electrolytic capacitor and ceramic capacitor for better transient performance.

MOSFET Selection

The majority of power loss in the step-down power conversion comes from the loss in the power MOSFETs. For low voltage high current applications, the duty cycle of the high-side MOSFET is small. Therefore, the switching loss of the high-side MOSFET is of concern. Power MOSFETs with lower total gate charge are preferred in such applications.

However, the small duty cycle means the low-side MOSFET is on for most of the switching cycle. Therefore, the conduction loss tends to dominate the total power loss of the converter. To improve the overall efficiency, MOSFETs with low RDS(ON) are preferred in circuit design. In some cases, more than one MOSFET are connected in parallel to further decrease the onstate resistance. However, this depends on the low-side MOSFET driver capability and the budget.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA)/\theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a VQFN-16L 3x3 package, the thermal resistance, θ_{JA} , is 30°C/W on a standard JEDEC 51-7 high effective-thermal- conductivity four-layer test board. The maximum power dissipation at $T_A = 25$ °C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/(30^{\circ}C/W) = 3.33W$ for a VQFN-16L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J}(MAX)$ and the thermal resistance, θ_{JA} . The derating curves in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

Layout Considerations

Layout is very important in high frequency switching converter design. If designed improperly, the PCB may radiate excessive noise and contribute to converter instability. The following must be considered before starting a layout for the RT8237K.


 Connect an RC low pass filter for VCC; 1μF and 10Ω are recommended. Place the filter capacitor close to



the IC.

- Keep current limit setting network as close to the IC as possible. Routing of the network should avoid coupling to high voltage switching node.
- Connections from the drivers to the respective gate of the high side or the low-side MOSFET should be as short as possible to reduce stray inductance.
- All sensitive analog traces and components such as FB, GND, EN, CS, PGOOD, VCC, and RF should be placed away from high voltage switching nodes such as PHASE, LGATE, UGATE, or BOOT nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Current sense connections must always be made using Kelvin connections to ensure an accurate signal, with the current limit resistor located at the device.
- Power sections should connect directly to ground plane(s) using multiple vias as required for current handling (including the chip power ground connections). Power components should be placed close to the IC to minimize loops and reduce losses.

Outline Dimension



Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.


Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.800	1.000	0.031	0.039	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	2.950	3.050	0.116	0.120	
D2	1.300	1.750	0.051	0.069	
E	2.950	3.050	0.116	0.120	
E2	1.300	1.750	0.051	0.069	
е	0.5	500	0.0)20	
L	0.350	0.450	0.014	0.018	

V-Type 16L QFN 3x3 Package





Footprint Information




Package	Number of Pin		Footprint Dimension (mm)							Tolerance	
		Р	Ax	Ay	Bx	Ву	С	D	Sx	Sy	
V/W/U/XQFN3*3-16	16	0.50	3.80	3.80	2.10	2.10	0.85	0.30	1.50	1.50	±0.05




Packing Information

Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	el Size (A) Units m) (in) per Reel		Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		ØJ		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

RICHTEK Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS8237K-02





Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2		5	
	HIC & Desiccant (1 Unit) inside		12 inner boxes per outer box
3		6	RICHTEK JE ANTEINE RECEITER RE
	Caution label is on backside of Al bag		Outer box Carton A

Container	Reel		Вох				Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
	7"	1,500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
QFN/DFN 3x3			Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			





Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

DS8237K-02 November 2023



Datasheet Revision History

Version	Date	Description	Item
00	2023/2/20	Final	
	2023/7/4	Modify	Features on P1
01			Ordering Information on P2
			Electrical Characteristics on P7
			Application Information on P13
02	2023/11/22 Modify		Functional Pin Description on P3

www.richtek.com