

36V, 4-Switch Buck-Boost Controller with I²C Interface

General Description

The RT6190G is a 4-switch Buck-Boost controller designed for converting input voltage to output voltage that can be equal to, higher or lower than input voltage. The RT6190G operates with wide input voltage range from 4.5V to 36V, and the output voltage can be set from 3V to 36V by external FB pin.

The RT6190G implements peak current mode control mechanism for smooth operating in Buck, Boost and Buck-Boost modes. It also features adjustable soft-start function through external SS pin. With an I²C compatible interface, the RT6190G supports many programmable functions including switching frequency, power path control, and CC output without modifying external current sense resistor. Moreover, the RT6190G integrates full protection such as input UVLO, overvoltage/undervoltage protection, cycle-by-cycle current limit, short protection, and over-temperature protection.

The RT6190G is available in a WQFN-40L 5x5 package. The recommended junction temperature Range is -40°C to 125°C.


Features

- **Integrated Buck-Boost Controller:**
 - ▶ **Wide Input Voltage Range: 4.5V to 36V**
 - ▶ **Wide Output Voltage Range: 3V to 36V**
 - ▶ **Peak Current Mode Control**
- **Adjustable Soft-Start Time**
- **Power Good Indicator**
- **Built-in Bleeders for Quick VOUT Discharge**
- **I²C Compatible Interface**
 - ▶ **Programmable Switching Frequency (250kHz to 1MHz)**
 - ▶ **Selectable PSM (Default) and FCCM**
 - ▶ **AnyPower™ for Constant Current (in 9-Bit Resolution) Output Settings**
 - ▶ **Embedded 2nd OCP Function**
 - ▶ **Power Path Control**
- **Full Protection with UVLO, OVP, UVP, OCP, Cycle-by-Cycle Current Limit and OTP**
- **WQFN-40L 5x5 Package**

Applications

- Buck-Boost Bus Supply
- Docking Station
- USB Power Delivery

Simplified Application Circuit




Functional Pin Description

Pin No.	Pin Name	Pin Function
1	VDDP	Bias voltage input pin for internal gate drivers. It is recommended to connect an external 4.7 μ F capacitor from this pin to GND.
2	LDRV1	Buck mode low-side gate driver output for Q2. Connect to gate of low-side N-MOSFET Q2.
3, 39, 41 (Exposed Pad)	GND	Ground. Exposed pad. The exposed pad must be soldered to a large PCB copper area for maximum power dissipation.
4	BOOT1	Buck mode bootstrap supply for high-side N-MOSFET Q1. It is recommended to connect a 0.1 μ F capacitor from this pin to SW1 pin. The bootstrap diode is integrated internally between VDDP pin and this pin.
5	HDRV1	Buck mode high-side gate driver output for Q1. Connect to gate of high-side N-MOSFET Q1.
6	SW1	Buck mode switch node. Connect to power inductor.
7	VIN	Supply voltage input. Input peak current sense positive input. Connect to the current sense resistor R29 for input peak current sense.
8	PSINN	Input peak current sense negative input. Connect to the current sense resistor R29 for input peak current sense.
9	CSINN	Current sense negative input for input constant current control. Connect to the current sense resistor R29 directly. It is recommended to use 10m Ω for the current sense resistor R29.
10	CSINP	Current sense positive input for input constant current control. Connect to the current sense resistor R29 directly. It is recommended to use 10m Ω for the current sense resistor R29.
11	EN	Enable control input. A logic-high enables the converter; a logic-low forces the device into shutdown mode. "Do Not" leave this pin floating.
12, 26	NC	No internal connection. Please keep these pins floating.
13	SCL	Clock input for I ² C interface. Connect this pin to AGND if I ² C interface is not used.
14	SDA	Data line for I ² C interface. Connect this pin to AGND if I ² C interface is not used.
15	ALERT	Active low open-drain output. Connect this pin to 1.8V or 3.3V for normal operation. It will be pulled low if this chip is under the conditions of protection, EN shutdown, or after soft-start end. Connect this pin to AGND if this pin is not used.
16	ADDRESS	I ² C slave address selection pin. Connecting this pin to VDD selects 0x2D, and connecting this pin to AGND selects 0x2C. Floating this pin if this pin is not used.
17	SS	Soft-start time control pin. Connect a capacitor between this pin and AGND to set the soft-start time.
18	COMPV	Constant voltage (CV) loop compensation. Connect an external RC network circuit from this pin to AGND for CV loop compensation. "Do Not" leave this pin floating.
19	COMPI	Constant current (CC) loop compensation. Connect an external RC network circuit from this pin to AGND for CC loop compensation. "Do Not" leave this pin floating.

Pin No.	Pin Name	Pin Function
20	FB	Feedback voltage input. This pin is used to set the output voltage via an external resistive voltage divider. It is recommended to place the resistive voltage divider as close to FB pin and AGND as possible. "Do Not" leave this pin floating. Note: The setting range of the resistor between FB pin and AGND is recommended from 1k Ω to 10k Ω .
21	AGND	Analog ground.
22	TSEN	Thermal sense input. This pin is used for external over-temperature protection via an external NTC network circuit. Connect this pin to VDD if thermal sense function is not used. "Do Not" leave this pin floating.
23	VDD	Internal LDO output. It is recommended to connect an external 4.7 μ F capacitor from this pin to GND. This pin is also used for internal analog circuit.
24	VBYP	Optional supply input from external 5V. Connect to external 5V voltage for VDD to increase converter efficiency. Connect this pin to GND if this pin is not used.
25	PGOOD	Power good indicator open-drain output. This pin is pulled high when the output voltage is within the target range. It will be pulled to ground if this chip is under the conditions of protection, EN shutdown, or during soft-start.
27	VBUSA	Voltage sense input for VBUSA pin. Floating this pin if this pin is not used.
28	GPA	Charge-pump gate driver output for VBUSA. This pin drives external power N-MOSFETs to turn on or off the power path between V _{OUT} and V _{VBUSA} . Float this pin if this pin is not used.
29	VBUSC	Voltage sense input for VBUSC pin. Floating this pin if this pin is not used.
30	GPC	Charge-pump gate driver output for VBUSC. This pin drives external power N-MOSFETs to turn on or off the power path between V _{OUT} and V _{VBUSC} . Float this pin if this pin is not used.
31	DIS	Input pin for output discharge. Connect an external resistor between this pin and converter output to discharge energy of output capacitors through internal pull-low N-MOSFET.
32	CSOUTN	Current sense negative input for output constant current control. Connect to the current sense resistor R30 directly. It is recommended to use 10m Ω for the current sense resistor R30.
33	CSOUTP	Current sense positive input for output constant current control. Connect to the current sense resistor R30 directly. It is recommended to use 10m Ω for the current sense resistor R30.
34	PSOUTN	Voltage sense input for internal constant current control loop.
35	VOUT	Voltage sense input for internal use.
36	SW2	Boost mode switch node. Connect to power inductor.
37	HDRV2	Boost mode high-side gate driver output for Q4. Connect to gate of high-side N-MOSFET Q4.
38	BOOT2	Boost mode bootstrap supply for high-side N-MOSFET Q4. It is recommended to connect a 0.1 μ F capacitor from this pin to SW2 pin. The bootstrap diode is integrated internally between VDDP pin and this pin.
40	LDRV2	Boost mode low-side gate driver output for Q3. Connect to gate of low-side N-MOSFET Q3.

Functional Block Diagram



Absolute Maximum Ratings (Note 1)

• VIN, PSINN, CSINP, CSINN, VOUT, PSOUTN, CSOUTP, CSOUTN to GND	-----	-0.3V to 40V
• VIN to PSINN, CSINP to CSINN, VOUT to PSOUTN, CSOUTP to CSOUTN	-----	-5V to 5V
• EN, DIS, VBUSC, VBUSA to GND	-----	-0.3V to 40V
• GPC, GPA to GND	-----	-0.3V to 50V
• BOOT1 to SW1, BOOT2 to SW2	-----	-0.3V to 6V
DC	-----	-0.3V to 6V
< 100ns	-----	-5V to 7.5V
• HDRV1 to SW1, HDRV2 to SW2		
DC	-----	-0.3V to 6V
< 100ns	-----	-5V to 7.5V
• SW1, SW2 to GND		
DC	-----	-0.3V to 40V
< 100ns	-----	-5V to 45V
• LDRV1, LDRV2 to GND		
DC	-----	-0.3V to 6V
< 100ns	-----	-2.5V to 7.5V
• Other Pins	-----	-0.3V to 6V
• Lead Temperature (Soldering, 10 sec.)	-----	260°C
• Junction Temperature	-----	150°C
• Storage Temperature Range	-----	-65°C to 150°C
ESD Ratings		
• ESD Susceptibility (Note 2)		
HBM (Human Body Model)	-----	2kV

Recommended Operating Conditions (Note 3)

• Supply Input Voltage	-----	4.5V to 36V
• Output Voltage	-----	3V to 36V
• VDDP Supply Voltage	-----	4.5V to 5.5V
• VBYP Supply Voltage	-----	4.5V to 5.5V
• Junction Temperature Range	-----	-40°C to 125°C

Thermal Information (Note 4)

• WQFN-40L 5x5, θ_{JA}	-----	27.5°C/W
• WQFN-40L 5x5, $\theta_{JC(Top)}$	-----	6°C/W

Electrical Characteristics

($V_{VIN} = 12V$, $V_{VDD} = V_{VDDP} = 5V$, $T_A = 25^\circ C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input and Output Voltage Range						
Input Voltage Range	V_{INPUT}	V_{VIN}	4.5	--	36	V
Output Voltage Range	V_{OUTPUT}	V_{VOUT}	3	--	36	V
Input UVLO Threshold	V_{UVLO}	V_{VIN}	2.7	3	3.4	V
Input UVLO Hysteresis	ΔV_{UVLO}	V_{VIN}	--	200	--	mV
VDD Supply Voltage and Enable						
VDD Output Voltage	V_{VDD}	$I_{VDD} = 0$ to 60mA, $V_{VIN} = 12V$	4.8	5	5.2	V
VDD Short-Circuit Current	I_{VDD_SC}		--	120	--	mA
VDD UVLO Threshold	V_{VDD_UVLO}	V_{VDD} rising	2.7	3	3.4	V
VDD UVLO Hysteresis	ΔV_{VDD_UVLO}		--	200	--	mV
VDDP UVLO Threshold	V_{VDDP_UVLO}	V_{VDDP} rising	3.7	4	4.3	V
VDDP UVLO Hysteresis	ΔV_{VDDP_UVLO}		--	200	--	mV
EN Threshold	V_{ENH}	EN rising	1.35	--	36	V
	V_{ENL}	EN falling	--	--	0.85	
VBYP Switchover Threshold		VBYP rising	--	4.5	--	V
		VBYP falling	--	230	--	mV
VBYP Switchover On-Resistance			--	3	--	Ω
VIN Operating Current						
Input Current in Normal Mode	I_Q	EN = High. In PSM without switching.	--	3	5	mA
Input Current in Standby Mode	I_{SHDN}	EN = Low.	--	15	30	μA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Switching Frequency						
Switching Frequency	fsw	Programmable by 0x0D[2:0]	200	250	300	kHz
			260	325	390	
			320	400	480	
			400	500	600	
			492	615	738	
			584	730	876	
			676	845	1014	
			768	960	1152	
Soft-Start						
Soft-Start Charge Current	I _{SS}		5	6	7	μA
Feedback Voltage and Constant-Current (CC) Output Levels						
FB Voltage	V _{FB}		0.99	1	1.01	V
CSOUTP to CSOUTN Built-in Offset Voltage		Output current sense	--	1.5	--	mV
CSINP to CSINN Built-in Offset Voltage		Input current sense	--	4.5	--	mV
Output CC Regulated Voltage Range	V _{REF_CC_OUT}	V _{CSOUTP} and V _{CSOUTN} > 3V, with GAIN_OCS = 10x, ΔV _{REF_CC_OUT} = 0.24mV/step, and R30 = 10mΩ for I _{REF_CC_OUT} = 24mA/step	3	--	58	mV
Output CC Regulated Voltage Accuracy		V _{CSOUTP} and V _{CSOUTN} > 3V, V _{REF_CC_OUT} = 10mV/30mV/50mV, GAIN_OCS = 10x, R30 = 10mΩ	-1	--	1	mV
Input CC Regulated Voltage Range	V _{REF_CC_IN}	V _{CSINP} and V _{CSINN} > 3V, with GAIN_ICS = 10x, ΔV _{REF_CC_IN} = 0.24mV/step, and R29 = 10mΩ for I _{REF_CC_IN} = 24mA/step	3	--	58	mV
Input CC Regulated Voltage Accuracy		V _{CSINP} and V _{CSINN} > 3V, V _{REF_CC_IN} = 10mV/30mV/50mV, GAIN_ICS = 10x, R29 = 10mΩ	-3	--	3	mV
Minimum Regulated Voltage Range at VIN Pin	V _{REG_VIN}	6-bit DAC, VIN Ratio = 0.08V/V, 350mV/step	4.55	--	22.05	V
		6-bit DAC, VIN Ratio = 0.05V/V, 560mV/step	7.28	--	35.28	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Constant-Voltage (CV) and Constant-Current (CC) Error Amplifiers						
Trans-conductance of COMPV Error Amplifier	Gmv	I _{COMPV} = ±20μA	382	550	718	μA/V
Maximum Sink/Source Current of COMPV Error Amplifier			--	54	--	μA
Trans-conductance of COMPI Error Amplifier	Gmi	I _{COMPI} = ±20μA	382	550	718	μA/V
Maximum Sink/Source Current of COMPI Error Amplifier			--	54	--	μA
On-Time Timer Control and ZCD						
Minimum On-Time	t _{ON_MIN}		--	200	230	ns
Minimum Off-Time	t _{OFF_MIN}		--	200	230	ns
Q4 ZCD Voltage Threshold	V _{ZCD}		--	4	--	mV
ZC Mask Time	t _{ZCD_Mask}		--	250	--	ns
Gate Drivers						
HDRV1/2 Pull-Up Resistance	R _{HDRVx_SRC}	V _{BOOT1/2} - V _{SW1/2} = 5V, V _{BOOT1/2} - V _{HDRV1/2} = 0.1V	--	1	--	Ω
HDRV1/2 Pull-Down Resistance	R _{HDRVx_SNK}	V _{HDRV1/2} - V _{SW1/2} = 0.1V	--	0.7	--	Ω
LDRV1/2 Pull-Up Resistance	R _{LDRVx_SRC}	V _{VDDP} - V _{LDRV1/2} = 0.1V	--	2	--	Ω
LDRV1/2 Pull-Down Resistance	R _{LDRVx_SNK}	V _{LDRV1/2} = 0.1V	--	0.4	--	Ω
Dead Time	t _{DT}	Programmable by 0x0F[7:6]	--	30	--	ns
			--	50	--	
			--	70	--	
			--	90	--	
SW1/2 Pull-Down Period for Charging Bootstrap Capacitor			--	250	--	ns

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Operating Frequency of Internal Charge Pump for BOOT1/2			--	10	--	MHz
Protections: Overvoltage, Undervoltage, Overcurrent and External Over-Temperature Protections (OVP, UVP, OCP, OTP)						
Input OVP Trip Threshold	VOVP_INPUT	0x0C[7] = 1	--	27	--	V
Output OVP Trip Threshold	VOVP	Programmable by 0x0B[1:0]	--	115	--	%
			--	120	--	
			--	125	--	
Output OVP Recovery Threshold	VOVP_R	Hiccup mode of protection type	--	500	--	mV
Output OVP Delay Time at VOUT Pin	tOVP_INT	Programmable by 0x0B[5:4]	--	96	--	μs
			--	192	--	
			--	288	--	
			--	386	--	
Output UVP Trip Threshold	VUVP	Programmable by 0x0C[1:0]	--	50	--	%
			--	60	--	
			--	70	--	
			--	80	--	
Output UVP Recovery Threshold	VUVP_R	Hiccup mode of protection type	--	500	--	mV
Output UVP Delay Time at VOUT Pin	tUVP_INT	Programmable by 0x0C[5:4]	--	256	--	μs
			--	512	--	
			--	768	--	
			--	1024	--	
Peak Current Protection	IPOCP	R29 = 10mΩ, 0x0A = 24h	--	13.2	--	A
Thermal Shutdown	TSD		--	150	--	°C
Thermal Shutdown Hysteresis	ΔTSD		--	25	--	
Power Good and DIS						
Power Good Threshold	VTH_PG	VOUT rising for % of VOUT, PGOOD from low to high	--	90	--	%
	ΔVTH_PG	VOUT falling for % of VOUT, PGOOD from high to low	--	5	--	
Power Good Output Low Voltage	VPG_L	ISINK = 1mA	--	--	0.4	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Discharge Resistor at DIS Pin	R _{DIS}	V _{DIS} = 0.5V	--	6	--	Ω
ADC Reporting						
Input Voltage Reporting		V _{VIN}	-2.5	--	2.5	%
Output Voltage Reporting		V _{VOUT} ≤ 5V	-2.5	--	2.5	%
		V _{VOUT} > 5V	-2	--	2	
VBUSC Voltage Reporting		V _{VBUSC} = 0.8V	-40	--	40	mV
		V _{VBUSC} ≥ 5V	-2	--	2	%
TSEN Voltage Reporting			-30	--	30	mV
Input and Output Current Reporting		V _{CSINP} - V _{CSINN} = 40mV, V _{CSOUTP} - V _{CSOUTN} = 40mV	-2.5	--	2.5	%
		V _{CSINP} - V _{CSINN} = 20mV, V _{CSOUTP} - V _{CSOUTN} = 20mV	-4	--	4	
		V _{CSINP} - V _{CSINN} = 10mV, V _{CSOUTP} - V _{CSOUTN} = 10mV	-7	--	7	
		V _{CSINP} - V _{CSINN} = 5mV, V _{CSOUTP} - V _{CSOUTN} = 5mV	-15	--	15	
Charge-Pump Gate Drivers (GPC and GPA)						
Maximum GPC Voltage	V _{GPC}	V _{OUT} = 20V, R _{GPC-to-GND} ≥ 2MΩ	V _{VBUSC} + 2 x V _{VDD} - 5V	V _{VBUSC} + 2 x V _{VDD} - 3V	V _{VBUSC} + 2 x V _{VDD} - 1V	V
Maximum GPA Voltage	V _{GPA}	V _{VBUSA} = 12V, R _{GPA-to-GND} ≥ 2MΩ	V _{VBUSA} + 2 x V _{VDD} - 5V	V _{VBUSA} + 2 x V _{VDD} - 3V	V _{VBUSA} + 2 x V _{VDD} - 1V	V
On-Resistance of the GPC/A Pull-Low MOSFET			--	250	350	Ω
I²C Interface (Note 6)						
SCL, SDA Input Voltage	V _{IH}	Rising	1.2	--	--	V
	V _{IL}	Falling	--	--	0.4	
SCL Clock Rate	f _{SCL}	Fast mode	--	400	--	kHz
		Fast plus mode	--	1	--	MHz
		High speed mode, load 100pF max.	--	--	3.4	MHz
Hold Time (Repeated) Start Condition. After this Period, the First Clock Pulse is Generated	t _{HD;STA}	Fast mode	0.6	--	--	μs
		Fast plus mode	0.26	--	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Low Period of the SCL Clock	t _{LOW}	Fast mode	1.3	--	--	μs
		Fast plus mode	0.5	--	--	
High Period of the SCL Clock	t _{HIGH}	Fast mode	0.6	--	--	μs
		Fast plus mode	0.26	--	--	
Set-Up Time for a Repeated START Condition	t _{SU;STA}	Fast mode	0.6	--	--	μs
		Fast plus mode	0.26	--	--	
Data Hold Time	t _{HD;DAT}	Fast mode	0	--	--	μs
		Fast plus mode	0	--	--	
Data Set-Up Time	t _{SU;DAT}	Fast mode	100	--	--	ns
		Fast plus mode	50	--	--	
Set-Up Time for STOP Condition	t _{SU;STO}	Fast mode	0.6	--	--	μs
		Fast plus mode	0.26	--	--	
Bus Free Time between a STOP and START Condition	t _{BUF}	Fast mode	1.3	--	--	μs
		Fast plus mode	0.5	--	--	
Rising Time of both SDA and SCL Signals	t _R	Fast mode	20	--	300	ns
		Fast plus mode	--	--	120	
Falling Time of both SDA and SCL Signals	t _F	Fast mode	20	--	300	ns
		Fast plus mode	--	--	120	
SDA Output Low Sink Current	I _{OL}	SDA voltage = 0.4V	2	--	--	mA

Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2. Devices are ESD sensitive. Handling precautions are recommended.

Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, [AN061](#).

Note 5. Guaranteed by design.

Typical Application Circuit



Note:


- (1) If I²C interface is used, I²C slave address:
 - ✓ 0x2C when R17 = NC, R18 = 100kΩ.
 - ✓ 0x2D when R17 = 100kΩ, R18 = NC.
- (2) Support power path control for 1C1A when V_{OUT} = 5V. V_{BUSC}/GPC/V_{BUSA}/GPA pins can be floating if power path function is not used.
- (3) The R32 range is recommended from 1kΩ to 10kΩ.
- (4) *: Optional components R5, R6, C1 and C2 are used for Snubber.

Table 1. Recommended BOM


Reference	Qty	Part Number	Description	Package	Manufacture
U1	1	RT6190G	DC-DC Controller	WQFN-40L 5x5	RICHTEK
L	1	AMPI1770ED4R7MT	4.7 μ H	17.0 x 17.0 x 7.0	ARLITECH
CIN, COUT	1 + 1	350ARHA101M08X8	100 μ F/35V	EC-2P_8_3-5MM	APAQ
	4 + 4	GRM31CR61H106KA12	10 μ F/50V	C-1206	MURATA
R29, R30	2	RLM-1632-6F-R010-FNH	Current Sense Resistor	R-1206	CYNTEC
Q1, Q4	2	SM4514NHKP	30V High-Side N-MOSFET	DFN5x6-8	SINOPOWER
	2	SM4037NHKP	40V High-Side N-MOSFET	DFN5x6-8	SINOPOWER
Q2, Q3	2	SM4512NHKP	30V Low-Side N-MOSFET	DFN5x6-8	SINOPOWER
	2	SM4035NHKP	40V Low-Side N-MOSFET	DFN5x6-8	SINOPOWER
QC1, QC2 QA1, QA2	4	SM3425NHQA	30V Power Path N-MOSFE	DFN3.3x3.3-8	SINOPOWER
	4	SM3430NHQA	40V Power Path N-MOSFET	DFN3.3x3.3-8	SINOPOWER
D1, D2, D3, D4	4	1N4148WS	Diode	SOD-323	PANJIT

Typical Operating Characteristics


Efficiency vs. Output Current




Efficiency vs. Output Current




Efficiency vs. Output Current




Efficiency vs. Output Current




Efficiency vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Output Voltage vs. Temperature




Enable Threshold vs. Temperature




UVLO Threshold vs. Temperature




Quiescent Current vs. Temperature




Shutdown Current vs. Temperature




Buck Mode Bode Plot




Boost Mode Bode Plot




Buck Mode Output Ripple Voltage




Boost Mode Output Ripple Voltage




Buck Mode Load Transient Response




Boost Mode Load Transient Response




Power On from VIN




Power Off from VIN




Power On from EN




Power Off from EN




VOUT OVP




VOUT UVP




OCP




2nd OCP




SCP Entry



SCP Release



Timer1 and Watchdog



Operation

The RT6190G is a Buck-Boost controller with integrated gate drivers for 4 external power N-MOSFETs. If input voltage is higher than output voltage, RT6190G will operate in Buck mode, and it will operate in Boost mode when input voltage is lower than output voltage. Once input voltage is close to output voltage, RT6190G will operate in Buck or Boost mode automatically, depending on internal control circuit for lower internal gate driver losses. The input voltage range is from 4.5V to 36V, and the output range is from 3V to 36V with $\pm 1\%$ accuracy of reference voltage.

The RT6190G utilizes peak current mode control to obtain fixed 250kHz switching frequency. The VDD provides 5V not only for internal logic circuit control but also for internal N-MOSFET gate drivers through VDDP pin to save system power rail. In order to minimize the inrush current in power on condition, the soft-start time can be adjustable by connecting a capacitor from SS pin to AGND. The RT6190G also provides I²C compatible interface for optional programmable functions: switching frequency from 250kHz to 1MHz, power path control, and etc.

The RT6190G implements full protection including input undervoltage lockout (UVLO), input and output overvoltage/undervoltage protection (OVP/UVP), output overcurrent protection (OCP), input cycle-by-cycle peak/average current limit and OTP. It is recommended to choose suitable current sense resistor for input and output terminals under overcurrent condition.

UVLO, Enable Control and Soft-Start

The RT6190G implements undervoltage lockout (UVLO) protection to prevent insufficient input voltage by monitoring VIN, VDD and VDDP pins. When the input voltage of these pins are lower than UVLO threshold, the IC stops switching and resets all digital functions.

The RT6190G provides an EN pin to enable or disable the device externally. When EN pin voltage falls below a logic-low threshold voltage (VENL), the RT6190G will enter shutdown mode and reset all digital functions even if the input voltage of relative pins are above each UVLO threshold (VUVLO). In shutdown mode, the supply current can be reduced to ISHDN (typically 15 μ A). Once

the EN pin voltage rises above a logic-high threshold voltage (VENH) and VIN is higher than its UVLO threshold, the VDD pin voltage will be regulated at 5V for internal digital circuits and VDDP for internal MOSFET gate drivers. After VDD and VDDP are higher than UVLO threshold voltage, the VOUT starts to ramp up with 50 μ s (typ.) delay time. In addition, EN pin can be connected to VIN pin directly to save power rail of system for normal operation.

The RT6190G provides adjustable soft-start function by connecting a capacitor from SS pin to AGND to prevent large inrush current during start-up. The soft-start time can be calculated as the equation below:

$$t_{ss}(\text{ms}) = \frac{C_{SS}(\text{nF}) \times 0.9V}{I_{SS}(\mu\text{A})}$$

Figure 1 shows the start-up sequence by external enable pin. When VIN is above UVLO threshold voltage and VEN is higher than a logic-high threshold voltage, internal digital circuit will be enabled after VDD and VDDP rise above each UVLO threshold. After EN delay time, the VOUT starts to ramp up when SS voltage is higher than 0.7V. After SS voltage reaches to 2.3V, PGOOD will change to high level with 512 μ s (typ.) delay time.

For power-off condition, when RT6190G is disabled by external EN pin, the output voltage will ramp down with default discharge resistor on. In disabled operation, PGOOD will go low after 16 μ s (typ.) delay time after SS pin voltage is pulled low by internal discharging current. The power-off sequence is shown in Figure 2.




Figure 1. Start-up Sequence




Figure 2. Power-off Sequence

Output Voltage Setting

Based on the typical application circuit, the RT6190G output voltage can be adjusted from 3V to 36V by setting the feedback resistor RFB1 and RFB2. Choose the RFB2 to be in the recommended range from 1kΩ to 10kΩ, the RFB1 can be calculated as the equation below:

$$V_{OUT} = V_{FB} \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}}$$

where VFB is 1V.

Note that minimum output voltage will be limited when input voltage is much larger than output voltage or in high switching frequency application due to minimum on-time specification.

Power Up with Pre-bias Output Voltage

In conventional application, the output capacitor of converter has been pre-charged to a non-zero positive voltage to make the FB pin voltage of PWM controller be a non-zero voltage. If the converter is powered up under this condition, the soft-start function of PWM controller will turn on low-side N-MOSFET with maximum duty ratio to rapidly discharge the output capacitor, and FB pin voltage will track the internal soft-start voltage from 0V. Then output voltage may oscillate and go negative due to the discharging current that depends on the inductance and the output capacitance. Therefore, the negative output voltage will damage the output devices.

The RT6190G implements control circuits specifically to prevent the negative output voltage when the converter is powered up with pre-biased voltage on the output capacitor. Figure 3 shows the RT6190G power on waveform with pre-biased output voltage, and the output voltage rises smoothly from its pre-charged initial value during soft-start without sagging.




Figure 3. Power Up with Pre-biased Output Voltage

Power Good Indication

The RT6190G provides a power good indication with open-drain output capability to show the output voltage status. When output voltage is between 90% and 120% (typically OVP trip threshold of default factory setting) of reference voltage, the external PGOOD pin keeps as high level and internal PGOOD bit changes to “1” in register 0x1D[6] and 0x1F[6].

AnyCurrent™ Constant Current (CC) Regulation

The RT6190G also implements average current control loop by sensing the voltage across output current sense resistor R30 for output constant current (CC) regulation. The voltage across output current sense resistor is used to compare with the output CC level as register 0x03/0x04 to obtain an error signal, and then this error signal is externally compensated on COMPI pin. When the voltage across output current sense resistor is higher than output CC level, the COMPI pin voltage will fall below COMPV pin voltage to limit and keep the output current as output CC level. As the output current becomes higher than output CC level, RT6190G will limit the output current and then output voltage will lower than regulation point until UVP happens. In addition, it is recommended to choose suitable current sense resistor for input and output terminals under overcurrent condition.

Mode Selection

The RT6190G provides operation mode selection for light load Power Saving Mode (PSM) and Forced-CCM Mode (FCCM) by using register 0x0D[7]. The default factory setting of operation mode is light load PSM.

Power Saving Mode

When 0x0D[7] = 0, RT6190G operates in PSM and automatically reduces switching frequency at light-load conditions to maintain high efficiency. The internal zero current detection (ZCD) circuitry will be enabled to sense the inductor current by utilizing $R_{DS(ON)}$ of the Q4 N-MOSFET in typical application circuit. As the inductor current drops to zero and becomes negative, both HDRVx and LDRVx are turned off with the output capacitor supplying the load current until the output voltage falls below the internal reference voltage. In

reverse, when the output current increases from light load to heavy load, the switching frequency will increase to 250kHz (default factory setting) as the inductor current reaches the continuous conduction condition.

FCCM Mode

When 0x0D[7] = 1, the internal ZCD circuitry is disabled and the RT6190G operates in FCCM with typically 250kHz (default factory setting) at any load condition. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

ADC Reporting

The RT6190G provides ADC function to report input/output voltage and current, VBUSC voltage and TSEN pin voltage by utilizing register 0x12 to 0x1B and 0x33 to 0x34 with 11-bit resolution. Register 0x10[1] and 0x32[1] are the enable control bit for ADC function, and 0x10[7:6] is the average times of ADC function. The default factory setting of 0x10 is 80h and 0x32 is 00h for ADC function default disable with average 8 times. Please see the I²C register map for detailed description of register 0x12 to 0x1B.

Power Path Control

The RT6190G integrates an internal gate driver to control external power path MOSFETs for USB-C and USB-A (1C1A) VBUS terminals when $V_{BUS} = 5V$. The GPC/VBUSC pins are used for USB-C terminal, and GPA/VBUSA pins are used for USB-A terminal. Register 0x29[3:2] selects the external MOSFETs type of N-MOSFETs and P-MOSFETs for USB-C and USB-A terminals, and register 0x29[1:0] are the enable control bit for each power path MOSFETs. All power path MOSFETs will be turned off when protection happens with the default factory setting of register 0x29[7:4], and it can be set after internal digital circuit enabled for different application. In addition, the default factory setting of register 0x29[1:0] is 00 for power path function not used.

External Thermal Sense

The RT6190G provides an external thermal sense function to sense the temperature of external components such as inductor or MOSFETs by connecting a negative temperature coefficient (NTC) thermistor from TSEN pin to AGND and a resistor from VDD to TSEN pin. Register 0x1A/0x1B can report the TSEN pin voltage from 0V to 2V with 1mV resolution while ADC function is enabled (0x10[1] = 1).

Spread-Spectrum Operation

Due to periodicity of the switching signals, the energy concentrates in one particular frequency and in its harmonics. These levels of energy will be radiated to induce potential EMI issues. The RT6190G provides spread-spectrum function by register 0x11[7] for simplifying in compliance with the CISPR and EMI requirements.

After the soft-start ends, the spread-spectrum can be enabled with a pseudo random sequence and used +8% spread of the switching frequency. This function is default disabled.

Timer1 and Watchdog Function

The RT6190G implements a Timer1 function to detect Host status if system hang occurs without any protection being detected. Register 0x30[6:4] selects different Timer1 timeout, and the default factory setting value of 0x30[6:4] is 000 for Timer1 disabled. Timer1 will begin to count if 0x30[6:4] ≠ 000, and ALERT pin keeps high level if Timer1 is still counting. After Timer1 timeout completes, external ALERT pin will go to low level.

The RT6190G also implements a watchdog function to reset IC to factory default setting after watchdog timeout is completed if ALERT pin keeps as low level. Register 0x30[2:0] selects different watchdog timeout, and the default factory setting value of 0x30[2:0] is 000 for watchdog disabled.

Status Change Detection and ALERT Pin

The RT6190G implements a status change detection to alert the host when a warning or fault events have occurred by using external ALERT pin with push-pull output capability for active low behavior. The warning events are input UVLO, Timer1 and PGOOD, and the fault events are the conditions of overvoltage, undervoltage, overcurrent and over-temperature. In addition, PGOOD event indicates output voltage status for normal operation.

Register 0x1C, 0x1D, 0x1E and 0x1F can help host to know what the warning or fault events happens. 0x1C and 0x1D will be cleared to default setting "0" if the event is removed, but 0x1E and 0x1F will be cleared to default setting "0" by writing this bit to "1" after the events are removed only. The RT6190G also supports mask function to mask or pass the internal event flag output to external ALERT pin by using 0x20, and 0x21 registers. The overall detection function is shown in Figure 4.




Figure 4. Overall Detection Function Block Diagram

Protection

The RT6190G implements full protective mechanism including overvoltage/undervoltage protection (OVP/UVP) for VOUT pin, output overcurrent protection (OCP), input cycle-by-cycle peak/average current limit, over-temperature protection (OTP) and input OVP/UVP. The protection type is hiccup operation. Besides, RT6190G also provides pin-short protection to prevent the IC damaged in smoke, fire or spark conditions.

Output Overvoltage Protection (OVP)

The RT6190G provides output overvoltage protection (OVP) by constantly monitoring FB pin voltage. If V_{FB} is larger than the OVP trip threshold (typically 120%) with relative OVP delay time, HDRVx will stop switching and LDRVx will fully turn on to discharge energy of the inductor immediately until ZCD is triggered. Register 0x0B[5:4] can select different OVP trip threshold, and Register 0x0B[1:0] is used to select OVP delay time. After OVP is released, RT6190G will return to last state before OVP happens and V_{FB} will go back to regulation point.

Output Undervoltage Protection (UVP)

The RT6190G provides output undervoltage protection (UVP) against over-load or short-circuit condition by constantly monitoring FB pin voltage. If V_{FB} drops below the UVP trip threshold (typically 70%) with relative UVP delay time, HDRVx will stop switching and LDRVx will fully turn on to discharge energy of the inductor immediately until ZCD is triggered. Register 0x0C[5:4] can select different UVP trip threshold, and Register 0x0C[1:0] is used to select UVP delay time. In UVP condition, both HDRVx and LDRVx will keep low state in 65ms and then the IC starts to switch. If V_{FB} is not greater than UVP trip threshold after internal soft-start end signal is triggered, both HDRVx and LDRVx will still keep low state again for next cycle.

Output Overcurrent Protection (OCP) and Input Peak/Average Current Limit

The RT6190G provides overcurrent protection (OCP) and cycle-by-cycle current limit to prevent the IC from the catastrophic damage in output short-circuit, overcurrent or inductor saturation conditions. For OCP function, RT6190G monitors the voltage across output current sense resistor R30 for OCP1/OCP2/OCP3 detection, and R30/R29 for OCP4 detection. If OCPx is triggered with relative OCP delay time, HDRVx will stop switching and LDRVx will fully turn on to discharge energy of the inductor immediately until ZCD is

triggered. Register 0x22 to 0x27 and 0x28[3:0] can select OCP trip threshold and delay time, and 0x28[7:4] are the control bits for OCPx enable. It is recommended to use the same current sense gain of input and output for correct OCP4 function. After OCP is released, RT6190G will return to last state before OCP happens and the feedback voltage will be back to regulation point. The RT6190G also monitors the voltage across input current sense resistor R29 for cycle-by-cycle peak and average current limit function. When peak or average current limit is triggered, RT6190G will limit the output current and then output voltage will lower than regulation point until UVP happens. Register 0x0A can set input peak current-limit threshold, and register 0x06/0x07 can set input average current-limit threshold.

Input Over/Undervoltage Protection (OVP/UVP)

The RT6190G also provides OVP and UVP by constantly monitoring input voltage for VIN pin. Register 0x0C[7] is used to enable or disable input OVP, and the default factory setting of input OVP is disabled. If input voltage is larger than OVP trip threshold (default factory

setting is 27V), HDRVx will stop switching and LDRVx will fully turn on to discharge energy of the inductor immediately until ZCD is triggered. In addition, register 0x05 can be used to set minimum input voltage level in FCCM operation. When the input voltage is lower than minimum input voltage level, COMPV will be pulled low to make output voltage lower than regulation point until output UVP is triggered.

Output Over-Temperature Protection (OTP)

The RT6190G includes an over-temperature protection (OTP) circuitry to prevent overheating condition. When junction temperature exceeds a thermal shutdown threshold TSD, the RT6190G will stop switching and resume normal operation immediately once the junction temperature cools down by thermal shutdown hysteresis (ΔT_{SD}).

Pin-Short Protection

The RT6190G provides pin-short protection for neighbor pins. The internal protection circuitry will be enabled to protect the IC in smoke, fire and spark situations.

Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

A general RT6190G application circuit is shown in typical application circuit section. External component selection is largely driven by the load requirement and begins with the operating frequency from setting register 0x0D[2:0]. Then the inductor (L), the input capacitor (C_{IN}), and the output capacitor (C_{OUT}) can be determined in this section. In addition, other external components such as the internal regulator capacitor of VDD and VDDP pins, resistor and capacitor of the bootstrap network circuit, and the gate driver resistors for external power N-MOSMET will also be introduced. Finally, the discharge resistor from DIS pin to the output capacitor can be calculated to meet the USB power delivery specification.

Inductor Selection

The inductor selection makes trade-offs among size, cost, power conversion efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductor value (L), inductor saturation current (I_{SAT}), and DC resistance (DCR). A good compromise between inductor size and power loss is from a 30% to 50% peak-to-peak ripple current to the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value for Buck and Boost operations as follows:

$$L_{\text{BUCK}} = \frac{(V_{\text{IN}} - V_{\text{OUT}})}{\Delta L \times f_{\text{SW}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

$$L_{\text{BOOST}} = \frac{V_{\text{IN}}}{\Delta L \times f_{\text{SW}}} \times \frac{(V_{\text{OUT}} - V_{\text{IN}})}{V_{\text{OUT}}}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but a slightly degraded load transient response. This result in additional phase lag in the loop and reduce the crossover frequency. As the ratio of the slope compensation ramp to the sensed current ramp increases, the current-mode system tilts towards voltage-mode control. Lower inductance values

allow for smaller case size, but the increased ripple current lowers the effective input peak current-limit threshold and increases the AC losses in the inductor. To enhance the power conversion efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. The inductor value determines not only the ripple current but also the load-current value at which DCM/CCM switchover occurs. The selected inductor should have a saturation current rating greater than the peak current limit setting by RT6190G, and the core must be large enough not to saturate at the peak inductor current (I_{L_PEAK}):

$$\Delta I_{\text{L_BUCK}} = \frac{(V_{\text{IN}} - V_{\text{OUT}})}{L \times f_{\text{SW}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

$$\Delta I_{\text{L_BOOST}} = \frac{V_{\text{IN}}}{L \times f_{\text{SW}}} \times \frac{(V_{\text{OUT}} - V_{\text{IN}})}{V_{\text{OUT}}}$$

$$I_{\text{L_PEAK}} = I_{\text{OUT_MAX}} + \frac{1}{2} \times (\Delta I_{\text{L_BUCK}} \text{ or } \Delta I_{\text{L_BOOST}})$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In load transient conditions, the inductor current can increase up to the input peak current limit setting by RT6190G. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the input peak current limit rather than the peak inductor current.

Input Capacitor Selection

Since the input current is discontinuous conduction in Buck mode, and continuous conduction in Boost mode, the input capacitor (C_{IN}) is needed to filter the pulsating current at the drain terminal of an external power N-MOSFET (Q1) for Buck mode only. C_{IN} should be sized to do this without causing a large variation in input voltage. By using solid or electrolytic capacitors as the

input bulk capacitor, the peak-to-peak voltage ripple on input capacitor can be estimated as the equation below:

$$\Delta V_{CIN} = I_{OUT} \times \frac{D \times (1-D)}{C_{IN} \times f_{SW}} + I_{OUT} \times ESR_{CIN}$$

where $D = V_{OUT}/V_{IN}$, and ESR_{CIN} is the equivalent series resistance of the input capacitor.

Then, the minimum value of effective input capacitance can be estimated with ESR as the equation below:

$$C_{IN_MIN} = I_{OUT_MAX} \times \frac{D \times (1-D)}{(\Delta V_{CIN_MAX} - I_{OUT_MAX} \times ESR_{CIN}) \times f_{SW}}$$

assume $\Delta V_{CIN_MAX} = 200mV$ for typical application.

Figure 5 shows the C_{IN} ripple current flowing through the input capacitors and the resulting voltage ripple across the input capacitors.




Figure 5. C_{IN} Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a low ESR and must be rated to handle the worst-case RMS input current. The RMS input ripple current (I_{CIN_RMS}) of the regulator can be determined by the input voltage (V_{IN}), output voltage (V_{OUT}), and maximum output current (I_{OUT_MAX}) as the following equation:

$$I_{CIN_RMS} \cong I_{OUT_MAX} \times \sqrt{D \times (1-D)}$$

The worst condition occurs when duty cycle = 50%, then $V_{IN} = 2 \times V_{OUT}$ and maximum RMS input ripple current will be $0.5 \times I_{OUT_MAX}$. Note that ripple current ratings from capacitor manufacturers are often based on 2000 hours life cycle only, which makes it advisable to further de-rate the capacitor, or choose a capacitor with higher temperature rating than required.

The input capacitor should be placed as close as possible to the input current sense resistor (R_{29}), and

with a low inductance connection from negative side of the input capacitor to S terminal of an external power N-MOSFET (Q_2). The larger input capacitance is required for high power application by the combination of larger bulk capacitor and 2 to 4 ceramic capacitors of $10\mu F$ with 1206 in size.

In addition, the combination of bulk and ceramic capacitors can provide high ripple current capacity, reduce the output voltage ripple and minimize transient effects during output load change. For filtering high frequency noise, additional small capacitor $1\mu F$ with 0603 in size should be placed close to the part. It is recommended to use ceramic capacitors with X7R type and voltage rating up to 50V for best performance across temperature and input voltage variations.

Output Capacitor Selection

The output capacitor (C_{OUT}) is determined to satisfy the requirements for output voltage ripple and the load transient response. Similar to the input current conduction mode for different operation, the output current is continuous conduction in Buck mode, and discontinuous conduction in Boost mode. C_{OUT} needs to decrease the output voltage ripple caused by the pulsating output current in Boost mode. By using solid or electrolytic capacitors as the output bulk capacitor, the peak-to-peak voltage ripple on output capacitor can be calculated as the equation below:

$$\Delta V_{COUT} = I_{OUT} \times \frac{D}{C_{OUT} \times f_{SW}} + \frac{I_{OUT}}{1-D} \times ESR_{COUT}$$

where $D = (V_{OUT} - V_{IN}) / V_{OUT}$, and ESR_{COUT} is the equivalent series resistance of the output capacitor.

Then, the minimum value of effective output capacitance can be calculated with ESR as the equation below:

$$C_{OUT_MIN} = I_{OUT_MAX} \times \frac{D}{\left(\Delta V_{COUT_MAX} - \frac{I_{OUT_MAX}}{1-D} \times ESR_{COUT} \right) \times f_{SW}}$$

where ΔV_{COUT_MAX} is the design target to meet system requirement.

In addition, the output capacitor also needs to have a low ESR and must be rated to handle the worst-case RMS output current in real application. The RMS output ripple current (I_{COUT_RMS}) of the regulator can be determined by the input voltage (V_{IN}), output voltage

(V_{OUT}), and maximum output current (I_{OUT_MAX}) as the following equation:

$$I_{\text{COUT_RMS}} \cong I_{\text{OUT_MAX}} \times \sqrt{\frac{D}{1-D}}$$

Assume V_{IN_MIN} is 12V and V_{OUT_MAX} is 20V defined from system, the duty cycle of the regulator is 40%, and the worst case of RMS output ripple current will be 0.8165 x I_{OUT_MAX}. Note that ripple current ratings from capacitor manufacturers are often based on 2000 hours life cycle only, which makes it advisable to further derate the capacitor, or choose a capacitor with higher temperature rating than required.

The output capacitor should be placed as close as possible to the output current sense resistor (R30), and with a low inductance connection from negative side of the output capacitor to S terminal of an external power N-MOSFET (Q4). The larger output capacitance is required for high power application by the combination of larger bulk capacitor and 2 to 4 ceramic capacitors of 10μF with 1206 in size. In addition, the combination of bulk and ceramic capacitors can provide high ripple current capacity, reduce the output voltage ripple and minimize transient effects during output load change. For filtering high frequency noise, additional small capacitor 1μF with 0603 in size should be placed close to the part. It is recommended to use ceramic capacitors with X7R type and voltage rating up to 50V for best performance across temperature and input voltage variations.

Loop Compensation Design

In real condition, the undercompensated system may result in unstable operations such as audible noise from the magnetic components or capacitors, larger jitter rate of the switching waveforms, output voltage oscillation, overheating of external power N-MOSFETs and so on. In order to check loop response of the compensated system, the Bode plot can be ideally measured with a network analyzer such as Bode 100. However, the measurements will be error due to parasitic parameters from PCB layout and components nonlinearity such as the ESR variations of output capacitors, linearity of inductors and capacitors, etc. In addition, the limited measurement accuracy of the instrument will also have an influence on measured results.

The RT6190G provides two control loops by connecting relative network circuit from COMPV or COMPI pins to AGND. The COMPV pin is used for main control loop to ensure loop stability and load transient response requirements, and COMPI pin is used for output constant current function setting by register 0x03/0x04. In addition, the input constant voltage (Register 0x05) function will also have an influence on main control loop. By using peak current mode control topology, the RT6190G will operate in Buck and Boost modes automatically. The used method below can easily calculate the component value for compensation by ignoring the effects of the slope compensation due to its internal to the RT6190G.

Since the compensation design is more restrictive when a right half plane zero appears in boost mode, the COMPV compensation method needs to be separated into Buck or Boost mode independently for the conditions of fixed output voltage versus different input voltage. Therefore, below are the design procedure of compensation components estimation for Buck and Boost operation mode:

Buck Mode Operation:

(1) COMPV compensation:

- ✓ Set the crossover frequency f_C to be less than one-tenth of the switching frequency, and obtain the power stage location from the equations below:

$$f_{\text{P_BUCK}} = \frac{1}{2\pi} \times \left(\frac{1}{C_{\text{OUT}} \times R_{\text{OUT_BUCK}}} \right)$$

$$f_{\text{Z}} = \frac{1}{2\pi} \times \left(\frac{1}{C_{\text{OUT}} \times R_{\text{ESR}}} \right)$$

where R_{OUT_BUCK} is the output equivalent resistance under the conditions of output voltage and max. output current, and R_{ESR} is the equivalent series resistance of output capacitor C_{OUT}.

- ✓ R19, C10 and C9 as the typical application circuit can be calculated as:

$$R19 = 2\pi \times C_{\text{OUT}} \times f_{\text{C}} \times \frac{A_{\text{CS}} \times R_{\text{CSI}}}{G_{\text{mv}}} \times \frac{V_{\text{OUT}}}{V_{\text{FB}}}$$

$$C10 = \frac{C_{\text{OUT}} \times R_{\text{OUT_BUCK}}}{R19}$$

$$C9 = \frac{C_{OUT} \times R_{ESR}}{R19}$$

where $A_{CS} = 16$, $G_{mv} = 550\mu A/V$, $R_{CSI} = R29$, $V_{FB} = 1V$, and V_{OUT} is the target output voltage.

(2) COMPI compensation:

- ✓ Set the crossover frequency f_c to be less than one-tenth of the switching frequency.
- ✓ R20 and C12 as the typical application circuit can be calculated as:

$$R20 = \frac{A_{CS}}{GAIN_OCS \times G_{mi}} \times \frac{R_{CSI}}{R_{CSO}} \times \frac{1}{V_{IN}} \times 2\pi \times C_{OUT} \times f_c \times R_{OUT_BUCK}^2$$

$$C12 = \frac{\sqrt{C_{OUT} \times L}}{R20}$$

where $A_{CS} = 16$, $G_{mi} = 550\mu A/V$, $R_{CSI} = R29$, $R_{CSO} = R30$, V_{IN} is the applied input voltage, L is the inductor, $GAIN_OCS = 10$ and can be adjustable by register 0x0F[1:0] after RT6190G powered on.

Boost Mode Operation:

(1) COMPV compensation:

- ✓ Set the crossover frequency f_c to be less than one-fifth of the right half plane zero f_{Z_RHP} , and obtain the power stage location from the equations below:

$$f_{P_BOOST} = \frac{1}{2\pi} \times \left(\frac{2}{C_{OUT} \times R_{OUT_BOOST}} \right)$$

$$f_Z = \frac{1}{2\pi} \times \left(\frac{1}{C_{OUT} \times R_{ESR}} \right)$$

$$f_{Z_RHP} = \frac{1}{2\pi} \times \left(\frac{R_{OUT_BOOST} \times (1 - D_{BOOST})^2}{L} \right)$$

where R_{OUT_BOOST} is the output equivalent resistance under the conditions of output voltage and max. output current, R_{ESR} is the equivalent series resistance of output capacitor C_{OUT} , D_{BOOST} is the duty cycle of Boost mode operation, and L is the inductor.

- ✓ R19, C10 and C9 as the typical application circuit can be calculated as:

$$R19 = \frac{2\pi \times C_{OUT} \times f_c}{1 - D_{BOOST}} \times \frac{A_{CS} \times R_{CSI}}{G_{mv}} \times \frac{V_{OUT}}{V_{FB}}$$

$$C10 = \frac{C_{OUT} \times R_{OUT_BOOST}}{2 \times R19}$$

$$C9 = \frac{C_{OUT} \times R_{ESR}}{R19}$$

where $A_{CS} = 16$, $G_{mv} = 550\mu A/V$, $R_{CSI} = R29$, $V_{FB} = 1V$, and V_{OUT} is the target output voltage.

(2) COMPI compensation:

- ✓ Set the crossover frequency f_c to be less than one-fifth to one-tenth of the right half plane zero f_{Z_RHP}
- ✓ R20, C12 and C11 as the typical application circuit can be calculated as:

$$R20 = \frac{A_{CS}}{GAIN_OCS \times G_{mi}} \times \frac{R_{CSI}}{R_{CSO}} \times \frac{(1 - D_{BOOST})^2}{V_{IN}} \times 2\pi \times C_{OUT} \times f_c \times R_{OUT_BOOST}^2$$

$$C12 = \frac{\sqrt{C_{OUT} \times L}}{R20 \times (1 - D_{BOOST})}$$

$$C11 = \frac{1}{2\pi \times f_{Z_RHP} \times R20}$$

where $A_{CS} = 16$, $G_{mi} = 550\mu A/V$, $R_{CSI} = R29$, $R_{CSO} = R30$, V_{IN} is the applied input voltage, $GAIN_OCS = 10$ and can be adjustable by register 0x0F[1:0] after RT6190G is powered on.

Based on the design procedures and equations above, the recommended component values of COMPV and COMPI compensation network circuits for Buck and Boost operation mode are calculated as Table 2.

Table 2. Recommended Compensation Values for COMPV and COMPI

VIN (V)	VOUT (V)	COMPV			COMPI		
		R19 (kΩ)	C9 (pF)	C10 (nF)	R20 (kΩ)	C11 (pF)	C12 (nF)
12	5	29.4	4.7	5.6	4.99	--	4.7
	9	53.6	2.7	5.6	16.2	--	1.5
	12	42.2	3.3	3.9	14.3	180	1.8
	15	49.9	2.2	3.3	12.7	180	2.2
	20	63.4	1.8	3.3	9.09	330	3.9
19	5	29.4	4.7	5.6	3.16	--	8.2
	9	53.6	2.7	5.6	10	--	2.2
	12	71.5	1.8	5.6	18	--	1.5
	15	76.8	1.5	5.6	24.3	--	1
	20	100	1	2.2	36.5	39	0.68
24	5	29.4	4.7	5.6	2.49	--	10
	9	53.6	2.7	5.6	8.06	--	3.3
	12	71.5	1.8	5.6	14.3	--	1.8
	15	76.8	1.5	5.6	19.1	--	1.2
	20	97.6	1	5.6	33.2	--	0.68
Test Conditions		Max. IOUT = 5A, fsw = 250kHz, FCCM, L = 4.7μH, COUT = 100μF (OSCON) x 1 + 10μF (MLCC) x 4					

Output Discharge Time Setting

The RT6190G provides output discharge function to discharge output capacitor quickly by connecting external discharge resistor from DIS pin to the positive side of output capacitor. Register 0x0E[4] is the enable control bit of output discharge function, and the default factory setting of 0x0E[4] = 1 for output discharge function default enable. When RT6190 operates in power off condition, the internal N-MOSFET of DIS pin will be turned on to discharge output capacitor by internal N-MOSFET $R_{DS(ON)}$ (Typically 6Ω) and external discharge resistor. Thus, the output voltage discharging time can be determined by the external discharge resistance and output capacitance as the equation below:

$$t_{DIS} = (R_{DS(ON)} + R_{13}) \times C_{OUT} \times \ln\left(\frac{V_{OUT_INI}}{V_{OUT_FINAL}}\right)$$

where $R_{DS(ON)}$ is the on-resistance of internal N-MOSFET for DIS pin, R_{13} is the external discharge resistor which is referred to the application circuit, C_{OUT} is the total capacitance of the PWM output, V_{OUT_INI} is the initial output voltage before discharging, and V_{OUT_FINAL} is the final output voltage after discharging. Note that V_{OUT_FINAL} may not be set to 0V for correct estimation of output voltage discharging time.

Internal Regulator

The RT6190G integrates a 5V linear regulator (VDD) that is supplied from VIN or VBUSC pins to provide power to the internal circuitry. For internal MOSFET gate drivers, it is necessary to connect an R-C filter from VDD pin to VDDP pin. The VDD can be used as PGOOD pull-up supply, but it is “NOT” allowed to power other device or circuitry. It is recommended to use 4.7μF/X5R with 0603 in size and rated voltage higher than 10V as bypass capacitors for VDD and VDDP, and it needs to be placed as close as possible to the VDD and VDDP pins.

Bootstrap Driver Supply

The external bootstrap capacitors (C3/C4) between BOOTx and SWx pins are used to create a voltage rail above the applied input voltage to turn on external power N-MOSFET (Q1/Q4). Once the external power

N-MOSFET (Q2/Q3) are turned on, the external bootstrap capacitors can be charged through an internal diode to a voltage equal to approximately VDD each time. It is recommended to use 0.1μF/X5R with 0603 in size and rated voltage higher than 10V as bootstrap capacitors, and it needs to be placed as close as possible to BOOTx and SWx pins.

External Bootstrap Diode

It is recommended to add an external bootstrap Schottky diode between an external 5V voltage supply and BOOTx pins to improve enhancement of the external power N-MOSFET (Q1/Q4) and improve efficiency when high power application. Refer to D1/D2 of application circuit for correct connection. The external bootstrap Schottky diode can be 1N4148 or BAT54 for low-cost consideration and the external 5V can be a fixed 5V voltage supply from the system, or a VDDP pin voltage for saving power rail. Note that the $V_{BOOTx-SWx}$ must be lower than 5.5V for correct operation.

External Bootstrap Resistor (Option)

The external bootstrap resistors (R7/R8) between BOOTx pins and external bootstrap capacitors (C3/C4) are reserved to reduce the voltage spike at switch node (SW1/SW2). The potential EMI issues will also be minimized due to smaller di/dt noise caused by slow rising slew rate of external power N-MOSFET (Q1/Q4). The external bootstrap resistor selection trade-offs voltage spike at switch node, potential EMI issues and power conversion efficiency. Therefore, the usual range of external bootstrap resistor is from 0Ω to 10Ω with 0603 in size, and it is recommended to use 0Ω for initial setting. Refer to application circuit for correct connection of bootstrap network circuit.

Gate Driver Resistor for External Power N-MOSFET (Option)

The gate driver resistors (R1/R2/R3/R4) are placed optionally between HDRVx/LDRVx pins and external power N-MOSFET (Q1/Q2/Q3/Q4). Different from the function of external bootstrap resistor, the rising and falling slew rate of an external power N-MOSFET will be both slow. The gate driver resistors (R1/R4) for the external power N-MOSFET (Q1/Q4) are also used to reduce the voltage spike at switch node (SW1/SW2) to

minimize potential EMI issues, but the gate driver resistors (R2/R3) for the external power N-MOSFET (Q2/Q3) are only used to add series resistance to avoid LDRVx turning on rapidly. The gate driver resistor selection also make trade-offs among voltage spike at switch node, potential EMI issues and power conversion efficiency. Therefore, the usual range of gate driver resistor is from 0Ω to 10Ω with 0603 in size, and it is recommended to use 0Ω for initial setting. Refer to application circuit for correct connection.

RC Snubber Components (Option)

The RC snubber (R5/R6/C1/C2) components are placed optionally in parallel with an external power N-MOSFET (Q2/Q3) to avoid larger voltage spike appearing between Drain and Source terminals of an external power N-MOSFET (Q2/Q3). These components are also used to minimize the potential EMI issues due to smaller voltage spike at switch node (SW1/SW2). The RC snubber components selection also makes trade-offs among voltage spike between Drain and Source terminals of an external power N-MOSFET (Q2/Q3), potential EMI issues and power conversion efficiency. Therefore, the usual range of snubber resistor (R5/R6) is from 0Ω to 10Ω, and snubber capacitor (C1/C2) is from 100pF to 1nF. To avoid larger power dissipation on snubber resistor (R5/R6), it is recommended to use 1206 in size when larger snubber capacitor (C1/C2) is selected. Refer to application circuit for correct connection.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid the permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature; T_A is the ambient temperature; and θ_{JA} is the junction-to-

ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-40L 5x5 package, the thermal resistance, θ_{JA} , is 27.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (27.5^\circ\text{C/W}) = 3.63\text{W for a WQFN-40L 5x5 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the RT6190G:

- ▶ Four-layer or six-layer PCB with maximum ground plane is strongly recommended for good thermal performance.
- ▶ Keep the traces of the main current paths wide and short.
- ▶ Place input capacitors, external power N-MOSFETs Q1 and Q2, and input current sense resistor R29 as close together as possible to minimize loop impedance of input switching current.
- ▶ Place output capacitors, external power N-MOSFETs Q3 and Q4, and output current sense resistor R30 as close together as possible to minimize loop impedance of output switching current.
- ▶ Place multiple vias near the negative side of the input and output capacitor, and the S terminal of external power N-MOSFETs to reduce parasitic inductance and improve thermal performance.
- ▶ Place C7 and C8 as close to VDD and VDDP pins as possible.
- ▶ Place bootstrap capacitor C3 and C4 as close to IC as possible, and connect directly between BOOTx and SWx pins.
- ▶ Route the trace with 30mil width for BOOTx, SWx, HDRVx, LDRVx pins, and 20mil for VDD, VDDP, VBUSC, GPC, VBUSA, GPA pins.
- ▶ The high frequency switching nodes, BOOTx and SWx, should be as small as possible, and reduce the area size of SWx exposed copper to minimize the electrically coupling from this voltage. Keep analog components away from the BOOTx and SWx nodes.
- ▶ Minimize current sense voltage errors by using Kelvin connection for PCB routing. R29, CSINP/CSINN and VIN/PSINN pins for input current sense, R30, CSOUTP/CSOUTN and VOUT/PSOUTN for output current sense.
- ▶ Place voltage divider resistor R31 and R32 near the IC.
- ▶ Place the compensation components R19/C9/C10 and R20/C11/C12 near the IC.
- ▶ Place the soft-start capacitor C13 near the IC.
- ▶ Separate AGND and GND planes to avoid noise couple on SS pins and network circuit of COMPV and COMPI pins.

Figure 7. and Figure 8. are the layout example that uses four-layer PCB in size of 132mm x 90mm with 1oz copper thickness.




Figure 7. PCB Layout in Top Layer





Figure 8. PCB Layout in Bottom Layer


I²C Interface

The RT6190G I²C slave address can be determined by ADDRESS pin. Connecting ADDRESS pin to VDD selects 0x2D, and connecting ADDRESS pin to AGND selects 0x2C. The RT6190G supports fast mode (bit rate up to 400kb/s), and the read or write bit stream (N ≥ 1) is shown in Figure 9.

Read N bytes from RT6190G



Write N bytes to RT6190G



□ Driven by Master, □ Driven by RT6190G, □ P Stop, □ S Start, □ Sr Repeat Start




Figure 9. I²C Read/Write Bit Stream and Timing Diagram

Functional Register Description

Table 3. I²C Register Summary

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x00	Manufacturer_ID	MANUFACTURER_ID								0x82
0x03	Output_CC	OUT_CC[7:0]								0x59
0x04		Reserved							OUT_CC[8]	0x01
0x05	Input_CV	Reserved		IN_CV						0x00
0x06	Input_CC	IN_CC[7:0]								0xFF
0x07		Reserved							IN_CC[8]	0x01
0x0A	Vref_POCP	Reserved		VREF_POCP						0x24
0x0B	OVP	Reserved		OVP_DELAY_INT_SET		Reserved		OVP_LEVEL		0x12
0x0C	UVP	EN_IN_OVP	Reserved	UVP_DELAY_INT_SET		Reserved		UVP_LEVEL		0x12
0x0D	Setting1	F_CCM	SLEWRATE_R		SLEWRATE_F		FSW			0x78
0x0E	Setting2	EN_PWM	DIS_INCV	DIS_INCC	EN_DISCHARGE	Reserved				0x90
0x0F	Setting3	DT_SEL		GM_EA		GAIN_ICS		GAIN_OCS		0x10
0x10	Setting4	ADC_AVG_SEL		I2C_SPEED	OCP4_TIME_X10	Reserved		EN_ADC	DRIVER_CHARGE	0x80
0x11	RATIO	SSP_EN	VIN_RATIO	VOUT_RATIO	Reserved	CHIP_VERSION				--
0x12	Output_Voltage	OUT_VOLTAGE[7:0]								0xE8
0x13		Reserved					OUT_VOLTAGE[10:8]			0x03
0x14	Output_Current	OUT_CURRENT[7:0]								0x00
0x15		Reserved					OUT_CURRENT[10:8]			0x00
0x16	Input_Voltage	IN_VOLTAGE[7:0]								0x00
0x17		Reserved					IN_VOLTAGE[10:8]			0x00
0x18	Input_Current	IN_CURRENT[7:0]								0x00
0x19		Reserved					IN_CURRENT[10:8]			0x00
0x1A	Temperature	TEMPERATURE[7:0]								0x00
0x1B		Reserved					TEMPERATURE[10:8]			0x00

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x1C	Status1	IN_OVP	OTP	INT_UVP	INT_OVP	Reserved				0x00
0x1D	Status2	Reserved	PG	Reserved	CV_CC	OCP4	OCP3	OCP2	OCP1	0x10
0x1E	Alert1	ALERT_IN_OVP	ALERT_OTP	ALERT_INT_UVP	ALERT_INT_OVP	Reserved				0x00
0x1F	Alert2	ALERT_OTP_R	ALERT_RAMP_PG	ALERT_TM1	ALERT_WDT	ALERT_OCP4	ALERT_OCP3	ALERT_OCP2	ALERT_OCP1	0x00
0x20	Mask1	M_ALERT_IN_OVP	M_ALERT_OTP	M_ALERT_INT_UVP	M_ALERT_INT_OVP	Reserved				0xFF
0x21	Mask2	M_ALERT_OTP_R	M_ALERT_RAMP_PG	M_ALERT_TM1	M_ALERT_WDT	M_ALERT_OCP4	M_ALERT_OCP3	M_ALERT_OCP2	M_ALERT_OCP1	0xFF
0x22	OCP1_Setting	OCP1_SETTING								0x51
0x23	OCP2_Setting	OCP2_SETTING								0x64
0x24	OCP3_Setting	OCP3_SETTING								0xFF
0x25	OCP4_Setting	OCP4_SETTING								0xFF
0x26	OCP1 Delay Time	OCP1_TIME_LSB	OCP1_TIMING							0x0D
0x27	OCP2 Delay Time	OCP2_TIME_LSB	OCP2_TIMING							0x00
0x28	OCP Enable	OCP4_EN	OCP3_EN	OCP2_EN	OCP1_EN	OCP4_TIMING		OCP3_TIMING		0x00
0x29	Setting5	PROTECT_PATH_C	PROTECT_PATH_A	PROTECT_PATH_1	PATH_FLOATING	PATH_C_TYPE	PATH_A_TYPE	POWER_PATH_GC	POWER_PATH_GA	0x00
0x2B	PPS	DIS_ALARM_LO	DIS_ALARM_HI	Reserved						0xC0
0x2C	VBUSC Alarm High Threshold	ALARM_HI[7:0]							0xFF	
0x2D		Reserved				ALARM_HI[10:8]			0x07	
0x2E	VBUSC Alarm Low Threshold	ALARM_LO[7:0]							0x00	
0x2F		Reserved				ALARM_LO[10:8]			0x00	
0x30	Watchdog	Reserved	TIMER1_SEL			Reserved	WATCHDOG_SEL			0x00
0x32	VBUSC_Voltage ADC	Reserved						VBUSC_ADC	Reserved	0x00
0x33	VBUSC_Voltage	VBUSC_VOLTAGE[7:0]								0x00
0x34		Reserved				VBUSC_VOLTAGE[10:8]				0x00

Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x37	Status3	Reserved			ALARM_LO	ALARM_HI	Reserved	IN_UVLO		0x00
0x38	Alert3	Reserved			ALERT_ALARM_LO	ALERT_ALARM_HI	Reserved	ALERT_IN_UVL_O_F	ALERT_IN_UVLO_R	0x00
0x39	Mask3	Reserved			M_ALERT_ALARM_M_LO	M_ALERT_ALARM_M_HI	Reserved	M_ALERT_IN_UV_LO_F	M_ALERT_IN_UV_LO_R	0x00

Table 4. I²C Register Map

Register Address	0x00		Register Name	Manufacturer_ID				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	0	0	1	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	MANUFACTURE_ID		MANUFACTURE_ID					

Register Address	0x03		Register Name	Output_CC				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	1	1	0	0	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	OUT_CC[7:0]		<p>Lower 8 bits of 9-bit OUT_CC[8:0] for output constant current (CC) setting, and the output CC can be set as the equation below.</p> $I_{OUT_CC} = \frac{OUT_CC[8:0](Decimal) \times 0.0024}{R_{30}} - 1.5mV$ <p>With output sense resistor R30 = 10mΩ, the output CC setting range can be simplified as below.</p> <p>(1) When 0x0F[1:0] = 00 (GAIN_OCS = 10x) : Range = 0.306A (0x013) to 12.114A (0x1FF) with 24mA/step.</p> <p>(2) When 0x0F[1:0] = 01 (GAIN_OCS = 20x) : Range = 0.306A (0x026) to 5.982A (0x1FF) with 12mA/step.</p> <p>(3) When 0x0F[1:0] = 10 (GAIN_OCS = 30x) : Range = 0.306A (0x039) to 3.938A (0x1FF) with 8mA/step.</p> <p>(4) When 0x0F[1:0] = 11 (GAIN_OCS = 40x) : Range = 0.306A (0x04C) to 2.916A (0x1FF) with 6mA/step.</p> <p>(5) Default value = 0x159 with 0x0F[1:0] = 00 (GAIN_OCS = 10x) for default output CC = 8.13A.</p> <p>Note: Minimum OUT_CC setting must be larger than 0.3A for using different output sense resistor R30.</p>					

Register Address	0x04		Register Name	Output_CC				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	OUT_CC[8]		Upper 1 bit of 9-bit OUT_CC[8:0] for output constant current (CC) setting. Refer to 0x03 register for detailed description.					

Register Address	0x05		Register Name	Input_CV				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 6	Reserved		Reserved bits					
Bit 5 to Bit 0	IN_CV		Minimum input constant voltage (CV) setting. $V_{IN_CV} = IN_CV[5:0](Decimal) \times \Delta V$ (1) When 0x11[6] = 0, VIN ratio = 0.08V/V : Range = 0V (0x00) to 22.05V (0x3F) with $\Delta V = 350mV/step$. (2) When 0x11[6] = 1, VIN ratio = 0.05V/V : Range = 0V (0x00) to 35.28V (0x3F) with $\Delta V = 560mV/step$. (3) Default value = 0x00 with VIN ratio = 0.08V/V for default input CV = 0V.					

Register Address	0x06		Register Name	Input_CC				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	IN_CC[7:0]		<p>Lower 8 bits of 9-bit IN_CC[8:0] for input constant current (CC) setting, and the input CC can be set as the equation below.</p> $IIN_CC = \frac{IN_CC[8:0](Decimal) \times 0.0024}{GAIN_ICS} - 4.5mV$ <p>With input sense resistor R29 = 10mΩ, the input CC setting range can be simplified as below.</p> <p>(1) When 0x0F[3:2] = 00 (GAIN_ICS = 10x) : Range = 0.318A (0x020) to 11.814A (0x1FF) with = 24mA/step.</p> <p>(2) When 0x0F[3:2] = 01 (GAIN_ICS = 20x) : Range = 0.318A (0x040) to 5.682A (0x1FF) with 12mA/step.</p> <p>(3) When 0x0F[3:2] = 10 (GAIN_ICS = 30x) : Range = 0.318A (0x060) to 3.638A (0x1FF) with 8mA/step.</p> <p>(4) When 0x0F[3:2] = 11 (GAIN_ICS = 40x) : Range = 0.318A (0x080) to 2.616A (0x1FF) with 6mA/step.</p> <p>(5) Default value = 0x1FF with 0x0F[3:2] = 00 (GAIN_ICS = 10x) for default input CC = 11.814A.</p> <p>Note: Minimum IN_CC setting must be larger than 0.3A for using different input sense resistor R29.</p>					

Register Address	0x07		Register Name	Input_CC				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	RW
Bits	Name		Description					
Bit 7 to Bit 1	Reserved		Reserved bits					
Bit 0	IN_CC[8]		Upper 1 bit of 9-bit IN_CC[8:0] for input constant current (CC) setting. Refer to 0x06 register for detailed description.					

Register Address	0x0E		Register Name	Setting2				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7	EN_PWM		Enable or disable RT6190. 0 : Disable 1 : Enable					
Bit 6	DIS_INCV		Enable or disable input CV loop to ignore IN_CV setting. 0 : Enable 1 : Disable					
Bit 5	DIS_INCC		Enable or disable input CC loop to ignore IN_CC setting. 0 : Enable 1 : Disable					
Bit 4	EN_DISCHARGE		Enable or disable the output discharge resistor when turn off by I ² C or in DVS down operation. 0 : Disable 1 : Enable					
Bit 3 to Bit 0	Reserved		Reserved bits					

Register Address	0x0F		Register Name	Setting3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	1	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 6	DT_SEL		Dead time setting. 00 : 30ns (Default) 01 : 50ns 10 : 70ns 11 : 90ns					
Bit 5 to Bit 4	GM_EA		Error amplifier gain setting. 00 : 275μA/V 01 : 550μA/V (Default) 10 : 825μA/V 11 : 1100μA/V					
Bit 3 to Bit 2	GAIN_ICS		Input average current sense gain setting. 00 : 10x (Default) 01 : 20x 10 : 30x 11 : 40x					
Bit 1 to Bit 0	GAIN_OCS		Output average current sense gain setting. 00 : 10x (Default) 01 : 20x 10 : 30x 11 : 40x					

Register Address	0x10		Register Name	Setting4				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	RW	RW
Bits	Name		Description					
Bit 7 to Bit 6	ADC_AVG_SEL		Average times of ADC function. 00 : 2 times 01 : 4 times 10 : 8 times (Default) 11 : 16 times					
Bit 5	I2C_SPEED		I ² C speed selection. 0 : Bit rate = 300kHz. 1 : Bit rate = 1MHz/3.4MHz					
Bit 4	OCP4_TIME_X10		OCP4 delay time ratio. 0 : x 1 1 : x 10					
Bit 3 to Bit 2	Reserved		Reserved bits					
Bit 1	EN_ADC		Enable or disable ADC function for 0x12 to 0x1B registers. 0 : Disable 1 : Enable					
Bit 0	DRIVER_CHARGE		Enable or disable driver charge function. 0 : Disable 1 : Enable					

Register Address	0x11		Register Name	RATIO				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	--	--	--	--
Read/Write	RW	RW	RW	R	R	R	R	R
Bits	Name		Description					
Bit 7	SSP_EN		Enable or disable spread spectrum function. 0 : Disable 1 : Enable					
Bit 6	VIN_RATIO		VIN ratio selection for input voltage setting range. 0 : 0.08V/V 1 : 0.05V/V Note: This register can "Only" be set when 0x0E[7] = 0					
Bit 5	VOUT_RATIO		VOUT ratio selection for output voltage setting range. 0 : 0.08V/V 1 : 0.05V/V Note: This register can "Only" be set when 0x0E[7] = 0					
Bit 4	Reserved		Reserved bits					
Bit 3 to Bit 0	CHIP_VERSION		CHIP_VERSION					

Register Address	0x12		Register Name	Output_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	0	1	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	OUT_VOLTAGE[7:0]		Lower 8 bits of 11-bit OUT_VOLTAGE[10:0] for fixed feedback voltage reporting. VFB Reporting = OUT_VOLTAGE[10:0](Decimal) x ΔV VFB will be fixed to 0x3E8 with ΔV = 1mV/step for feedback voltage = 1V.					

Register Address	0x13		Register Name	Output_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	1	1
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	OUT_VOLTAGE[10:8]		Upper 3 bits of 11-bit OUT_VOLTAGE[10:0] for fixed feedback voltage reporting. Refer to 0x12 register for detailed description.					

Register Address	0x14		Register Name	Output_Current				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	OUT_CURRENT[7:0]		<p>Lower 8 bits of 11-bit OUT_CURRENT[10:0] for output average current reporting, and the output average current can be read as the equation below.</p> $I_{OUT_Reporting} = \frac{OUT_CURRENT[10:0](Decimal) \times 0.001024}{R_{30}} - 1.5mA$ <p>With output sense resistor R30 = 10mΩ, the output average current reporting range can be simplified for reading as below.</p> <ol style="list-style-type: none"> When 0x0F[1:0] = 00 (GAIN_OCS = 10x): Range = 0.0036A (0x00F) to 20.811A (0x7FF) with 10.24mA/step. When 0x0F[1:0] = 01 (GAIN_OCS = 20x): Range = 0.0036A (0x01E) to 10.33A (0x7FF) with 5.12mA/step. When 0x0F[1:0] = 10 (GAIN_OCS = 30x): Range = 0.0036A (0x02D) to 6.837A (0x7FF) with 3.413mA/step. When 0x0F[1:0] = 11 (GAIN_OCS = 40x): Range = 0.0036A (0x03C) to 5.09A (0x7FF) with 2.56mA/step. 					

Register Address	0x15		Register Name	Output_Current				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2 to Bit 0	OUT_CURRENT[10:8]		Upper 3 bits of 11-bit OUT_CURRENT[10:0] for output average current reporting. Refer to 0x14 register for detailed description.					

Register Address	0x16		Register Name	Input_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IN_VOLTAGE[7:0]		Lower 8 bits of 11-bit IN_VOLTAGE[10:0] for input voltage reporting. VIN Reporting = IN_VOLTAGE[10:0](Decimal) x ΔV (1) When 0x11[6] = 0, VIN ratio = 0.08V/V : Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[6] = 1, VIN ratio = 0.05V/V : Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step.					

Register Address	0x17		Register Name	Input_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2 to Bit 0	IN_VOLTAGE[10:8]		Upper 3 bits of 11-bit IN_VOLTAGE[10:0] for input voltage reporting. Refer to 0x16 register for detailed description.					

Register Address	0x18		Register Name	Input_Current				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	IN_CURRENT[7:0]		<p>Lower 8 bits of 11-bit IN_CURRENT[10:0] for input average current reporting, and the input average current can be read as the equation below.</p> $IIN_Reporting = \frac{IN_CURRENT[10:0](Decimal) \times 0.001024}{GAIN_ICS} - 4.5mV$ <p>With input sense resistor R29 = 10mΩ, the input average current reporting range can be simplified as below.</p> <p>(1) When 0x0F[3:2] = 00 (GAIN_ICS = 10x): Range = 0.0108A (0x02D) to 20.511A (0x7FF) with 10.24mA/step.</p> <p>(2) When 0x0F[3:2] = 01 (GAIN_ICS = 20x): Range = 0.0108A (0x05A) to 10.03A (0x7FF) with 5.12mA/step.</p> <p>(3) When 0x0F[3:2] = 10 (GAIN_ICS = 30x): Range = 0.0108A (0x087) to 6.537A (0x7FF) with 3.413mA/step.</p> <p>(4) When 0x0F[3:2] = 11 (GAIN_ICS = 40x): Range = 0.0108A (0x0B4) to 4.79A (0x7FF) with 2.56mA/step.</p>					

Register Address	0x19		Register Name	Input_Current				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2 to Bit 0	IN_CURRENT[10:8]		Upper 3 bits of 11-bit IN_CURRENT[10:0] for input average current reporting. Refer to 0x18 register for detailed description.					

Register Address	0x1E		Register Name	Alert1				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	R	R	R	R
Bits	Name		Description					
Bit 7	ALERT_IN_OVP		Internal flag to detect OVP for VIN pin voltage. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: When input OVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 6	ALERT_OTP		Internal flag to detect OTP. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: After OTP fault condition is detected, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 5	ALERT_INT_UVP		Internal flag to detect UVP for FB pin voltage. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: When output UVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 4	ALERT_INT_OVP		Internal flag to detect OVP for FB pin voltage. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. Note: When output OVP fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 3 to Bit 0	Reserved		Reserved bits					

Register Address	0x1F		Register Name	Alert2				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7	ALERT_OTP_R		Internal flag to detect OTP recovery after OTP happens. 0 : OTP not recovery. ALERT pin keeps low level. 1 : OTP recovery. ALERT pin goes to high level. Note: After OTP recovery condition is detected, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 6	ALERT_RAMP_PG		Internal flag to detect FB pin voltage status. 0 : ALERT pin keeps high level. (1) Power off: $V_{FB} < 85\%$ of setting. (2) Normal: $OVP \text{ trip threshold} > V_{FB} \geq 90\%$ of setting. 1 : ALERT pin becomes low level. (1) Power on: After 0x0E[7] from 0 to 1, $V_{FB} \geq 90\%$ of setting. (2) Normal: $V_{FB} < 85\%$ of setting or $\geq OVP \text{ trip threshold}$. Note: After this bit = 1, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 5	ALERT_TM1		Internal flag to detect Timer1 status. 0 : Timer1 is disabled and ALERT pin keeps high level. Timer1 will begin to count if 0x30[6:4] \neq 000, and ALERT pin keeps high level if Timer1 is still counting. 1 : Timer1 timeout completed. ALERT pin goes to low level. Note: After Timer1 finished counting, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 4	ALERT_WDT		Internal flag to detect watchdog timer status. 0 : Watchdog is disabled and ALERT pin keeps high level. Watchdog will begin to count if 0x30[2:0] \neq 000, and ALERT pin goes to low level. 1 : Watchdog timeout completed. ALERT will keep low level and RT6190G will be reset to default setting including all I2C registers except 0x1F[4] and 0x30. Note: After watchdog timer finished counting, this bit can be changed to default setting "0" by writing this bit to "1" only.					
Bit 3	ALERT_OCP4		Internal flag to detect OCP4. 0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level. This bit will be changed to 1 only when: (1) ADC function is enabled (0x10[1] = 1). (2) $\{IN_CURRENT[10:3] \text{ (Register 0x18/0x19)} - OUT_CURRENT[10:3] \text{ (Register 0x14/0x15)}\} > OCP4_SETTING[7:0] \text{ (Register 0x25) with OCP4 Delay Time (Register 0x28[3:2])}$. Note: When OCP4 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.					

Bits	Name	Description
Bit 2	ALERT_OCP3	<p>Internal flag to detect OCP3.</p> <p>0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level.</p> <p>This bit will be changed to 1 only when:</p> <p>(1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP3_SETTING[7:0] (Register 0x24) with OCP3 Delay Time (Register 0x28[1:0]).</p> <p>Note: When OCP3 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.</p>
Bit 1	ALERT_OCP2	<p>Internal flag to detect OCP2.</p> <p>0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level.</p> <p>This bit will be changed to 1 only when:</p> <p>(1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP2_SETTING[7:0] (Register 0x23) with OCP2 Delay Time (Register 0x27).</p> <p>Note: When OCP2 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.</p>
Bit 0	ALERT_OCP1	<p>Internal flag to detect OCP1.</p> <p>0 : No fault. ALERT pin keeps high level. 1 : Fault. ALERT pin goes to low level.</p> <p>This bit will be changed to 1 only when:</p> <p>(1) ADC function is enabled (0x10[1] = 1). (2) OUT_CURRENT[10:3] (Register 0x14/0x15) > OCP1_SETTING[7:0] (Register 0x22) with OCP1 Delay Time (Register 0x26).</p> <p>Note: When OCP1 fault condition is removed, this bit can be changed to default setting "0" by writing this bit to "1" only.</p>

Register Address	0x22		Register Name	OCP1_Setting				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	0	1	0	0	0	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	OCP1_SETTING		<p>The OCP1 can be set as the equation below.</p> $OCP1 = \frac{OCP1_SETTING[7:0](Decimal) \times 0.008192 - 1.5mV}{GAIN_OCS \times R30}$ <p>With output sense resistor R30 = 10mΩ, the OCP1 setting range can be simplified as below.</p> <p>(1) When 0x0F[1:0] = 00 (GAIN_OCS = 10x): Range = 0.3415A (0x06) to 20.7396A (0xFF) with 81.92mA/step.</p> <p>(2) When 0x0F[1:0] = 01 (GAIN_OCS = 20x): Range = 0.3415A (0x0C) to 10.2948A (0xFF) with 40.96mA/step.</p> <p>(3) When 0x0F[1:0] = 10 (GAIN_OCS = 30x): Range = 0.3415A (0x12) to 6.8132A (0xFF) with 27.307mA/step.</p> <p>(4) When 0x0F[1:0] = 11 (GAIN_OCS = 40x): Range = 0.3415A (0x18) to 5.0724A (0xFF) with 20.48mA/step.</p> <p>(5) Default value = 0x51 with 0x0F[1:0] = 00 (GAIN_OCS = 10x) for default OCP1 = 6.4855A.</p> <p>Note: Minimum OCP1 setting must be larger than 0.3A for using different output sense resistor R30.</p>					

Register Address	0x23		Register Name	OCP2_Setting				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	1	1	0	0	1	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	OCP2_SETTING		<p>The OCP2 can be set as the equation below.</p> $OCP2 = \frac{OCP2_SETTING[7:0](Decimal) \times 0.008192 - 1.5mV}{GAIN_OCS \times R30}$ <p>With output sense resistor R30 = 10mΩ, the OCP2 setting range can be simplified as below.</p> <ol style="list-style-type: none"> When 0x0F[1:0] = 00 (GAIN_OCS = 10x): Range = 0.3415A (0x06) to 20.7396A (0xFF) with 81.92mA/step. When 0x0F[1:0] = 01 (GAIN_OCS = 20x): Range = 0.3415A (0x0C) to 10.2948A (0xFF) with 40.96mA/step. When 0x0F[1:0] = 10 (GAIN_OCS = 30x): Range = 0.3415A (0x12) to 6.8132A (0xFF) with 27.307mA/step. When 0x0F[1:0] = 11 (GAIN_OCS = 40x): Range = 0.3415A (0x18) to 5.0724A (0xFF) with 20.48mA/step. Default value = 0x64 with 0x0F[1:0] = 00 (GAIN_OCS = 10x) for default OCP2 = 8.042A. <p>Note: Minimum OCP2 setting must be larger than 0.3A for using different output sense resistor R30.</p>					

Register Address	0x24		Register Name	OCP3_Setting				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	OCP3_SETTING		<p>The OCP3 can be set as the equation below.</p> $OCP3 = \frac{OCP3_SETTING[7:0](Decimal) \times 0.008192}{GAIN_OCS} - 1.5mV$ <p style="text-align: center;">R30</p> <p>With output sense resistor R30 = 10mΩ, the OCP3 setting range can be simplified as below.</p> <p>(1) When 0x0F[1:0] = 00 (GAIN_OCS = 10x): Range = 0.3415A (0x06) to 20.7396A (0xFF) with 81.92mA/step.</p> <p>(2) When 0x0F[1:0] = 01 (GAIN_OCS = 20x): Range = 0.3415A (0x0C) to 10.2948A (0xFF) with 40.96mA/step.</p> <p>(3) When 0x0F[1:0] = 10 (GAIN_OCS = 30x): Range = 0.3415A (0x12) to 6.8132A (0xFF) with 27.307mA/step.</p> <p>(4) When 0x0F[1:0] = 11 (GAIN_OCS = 40x): Range = 0.3415A (0x18) to 5.0724A (0xFF) with 20.48mA/step.</p> <p>(5) Default value = 0xFF with 0x0F[1:0] = 00 (GAIN_OCS = 10x) for default OCP3 = 20.7396A.</p> <p>Note: Minimum OCP3 setting must be larger than 0.3A for using different output sense resistor R30.</p>					

Register Address	0x27		Register Name	OCP2 Delay Time				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7	OCP2_TIME_LSB		Time step selection for OCP2 delay time: 0 : 8ms 1 : 32ms					
Bit 6 to Bit 0	OCP2_TIMING		With 0x27[7], OCP2 delay time can be set as below: OCP2 Delay Time = OCP2_TIMING[6:0](Decimal) x Δt (1) When 0x27[7] = 0 : Range = 0ms (0x00) to 1.016s (0x7F) with Δt = 8ms/step. (2) When 0x27[7] = 1 : Range = 0ms (0x80) to 4.064s (0xFF) with Δt = 32ms/step. (3) Default value = 0x00 for default OCP2 delay time = 0ms.					

Register Address	0x28		Register Name	OCP Enable				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7	OCP4_EN		Enable or disable OCP4. 0 : Disable 1 : Enable					
Bit 6	OCP3_EN		Enable or disable OCP3. 0 : Disable 1 : Enable					
Bit 5	OCP2_EN		Enable or disable OCP2. 0 : Disable 1 : Enable					
Bit 4	OCP1_EN		Enable or disable OCP1. 0 : Disable 1 : Enable					
Bit 3 to Bit 2	CP4_TIMING		OCP4 delay time setting: 00 : 50ms (Default) 01 : 100ms 10 : 200ms 11 : 400ms					
Bit 1 to Bit 0	CP3_TIMING		OCP3 delay time setting: 00 : 0ms (Default) 01 : 5ms 10 : 10ms 11 : 20ms					

Register Address	0x29		Register Name	Setting5				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7	PROTECT_PATH_C		Power path C status when fault happens on power path A. 0 : Turn off power path C by GPC. 1 : Remain original status of power path C.					
Bit 6	PROTECT_PATH_A		Power path A status when fault happens on power path C. 0 : Turn off power path A by GPA. 1 : Remain original status of power path A.					
Bit 5	PROTECT_PATH_1		All power path status when fault happens. 0 : Turn off each power path by GPC and GPA. 1 : Remain original status of each power path.					
Bit 4	PATH_FLOATING		All power path status. 0 : Keep original status. 1 : Floating all power path by making GPC and GPA to tri-state.					
Bit 3	PATH_C_TYPE		External MOS type for power path C. 0 : N-MOS 1 : P-MOS					
Bit 2	PATH_A_TYPE		External MOS type for power path A. 0 : N-MOS 1 : P-MOS					
Bit 1	POWER_PATH_GC		Enable or disable GPC pin. 0 : Disable 1 : Enable					
Bit 0	POWER_PATH_GA		Enable or disable GPA pin. 0 : Disable 1 : Enable					

Register Address	0x2B		Register Name	PPS				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	0	0	0	0	0	0
Read/Write	RW	RW	R	R	R	R	R	R
Bits	Name		Description					
Bit 7	DIS_ALARM_LO		Disable VBUS alarm low detection. 0 : Enable 1 : Disable					
Bit 6	DIS_ALARM_HI		Disable VBUS alarm high detection. 0 : Enable 1 : Disable					
Bit 5 to Bit 0	Reserved		Reserved bits					

Register Address	0x2C		Register Name	VBUSC Alarm High Threshold				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	1	1	1	1	1	1	1	1
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	ALARM_HI[7:0]		Lower 8 bits of 11-bit ALARM_HI[10:0] for VBUSC Alarm High threshold setting. VBUSC Alarm Hi = ALARM_HI[10:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V : Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V : Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step. (3) Default value = 0x7FF with VOUT ratio = 0.08V/V for default VBUSC Alarm High threshold = 25.5875V.					

Register Address	0x2D		Register Name	VBUSC Alarm High Threshold				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	1	1	1
Read/Write	R	R	R	R	R	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2 to Bit 0	ALARM_HI[10:8]		Upper 3 bits of 11-bit ALARM_HI[10:0] for VBUSC Alarm High threshold setting. Refer to 0x2C register for detailed description.					

Register Address	0x2E		Register Name	VBUSC Alarm Low Threshold				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 0	ALARM_LO[7:0]		Lower 8 bits of 11-bit ALARM_LO[10:0] for VBUSC Alarm Low threshold setting. VBUSC Alarm Lo = ALARM_LO[10:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V : Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V : Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step. (3) Default value = 0x000 with VOUT ratio = 0.08V/V for default VBUSC Alarm Low threshold = 0V.					


Register Address	0x33		Register Name	VBUSC_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 0	VBUSC_VOLTAGE[7:0]		Lower 8 bits of 11-bit VBUSC_VOLTAGE[10:0] for VBUSC voltage reporting. VBUSC Reporting = VBUSC_VOLTAGE[10:0](Decimal) x ΔV (1) When 0x11[5] = 0, VOUT ratio = 0.08V/V : Range = 3V (0x0F0) to 25.5875V (0x7FF) with ΔV = 12.5mV/step. (2) When 0x11[5] = 1, VOUT ratio = 0.05V/V : Range = 3V (0x096) to 36V (0x708) with ΔV = 20mV/step.					

Register Address	0x34		Register Name	VBUSC_Voltage				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	RW	RW	RW
Bits	Name		Description					
Bit 7 to Bit 3	Reserved		Reserved bits					
Bit 2 to Bit 0	VBUSC_VOLTAGE [10:8]		Upper 3 bits of 11-bit VBUSC_VOLTAGE[10:0] for VBUSC voltage reporting. Refer to 0x33 register for detailed description.					

Register Address	0x37		Register Name	Status3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bits	Name		Description					
Bit 7 to Bit 5 Bit 2	Reserved		Reserved bits					
Bit 4	ALARM_LO		VBUSC alarm low indicator when VBUSC alarm low detection is enabled (0x2B[7] = 0). 0 : VBUSC_VOLTAGE[10:0] > ALARM_LO[10:0] 1 : VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0]					
Bit 3	ALARM_HI		VBUSC alarm high indicator when VBUSC alarm high detection is enabled (0x2B[6] = 0). 0 : VBUSC_VOLTAGE[10:0] < ALARM_HI[10:0] 1 : VBUSC_VOLTAGE[10:0] > ALARM_HI[10:0]					
Bit 1	IN_UVLO		VIN pin UVLO indicator. 00 : VIN pin voltage < 2.7V (typ.) 01/10 : Reserved 11 : VIN pin voltage > 3V (typ.)					
Bit 0								

Register Address	0x38		Register Name	Alert3				
Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Default	0	0	0	0	0	0	0	0
Read/Write	R	R	R	RW	RW	R	RW	RW
Bits	Name		Description					
Bit 7 to Bit 5 Bit 2	Reserved		Reserved bits					
Bit 4	ALERT_ALARM_LO		Internal flag to detect VBUSC status when VBUSC alarm low detection is enabled (0x2B[7] = 0). 0 : VBUSC_VOLTAGE[10:0] > ALARM_LO[10:0] 1 : VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0] Note: After VBUSC_VOLTAGE[10:0] < ALARM_LO[10:0], this bit can be changed to "0" by writing this bit to "1" only.					
Bit 3	ALERT_ALARM_HI		Internal flag to detect VBUSC status when VBUSC alarm high detection is enabled (0x2B[6] = 0). 0 : VBUSC_VOLTAGE[10:0] < ALARM_HI[10:0] 1 : VBUSC_VOLTAGE[10:0] > ALARM_HI[10:0] Note: After VBUSC_VOLTAGE[10:0] > ALARM_HI[10:0], this bit can be changed to "0" by writing this bit to "1" only.					
Bit 1	ALERT_IN_UVLO_F		Internal flag to detect VIN pin UVLO falling. 0 : VIN pin voltage > 2.7V (typ.) 1 : VIN pin voltage < 2.7V (typ.) Note: After VIN pin voltage < 2.7V, this bit can be changed to "0" by writing this bit to "1" only.					
Bit 0	ALERT_IN_UVLO_R		Internal flag to detect VIN pin UVLO rising. 0 : VIN pin voltage < 3V (typ.) 1 : VIN pin voltage > 3V (typ.) Note: After VIN pin voltage > 3V, this bit can be changed to "0" by writing this bit to "1" only.					


Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	4.950	5.050	0.195	0.199
D2	3.250	3.500	0.128	0.138
E	4.950	5.050	0.195	0.199
E2	3.250	3.500	0.128	0.138
e	0.400		0.016	
L	0.350	0.450	0.014	0.018

W-Type 40L QFN 5x5 Package



Footprint Information




Package	Number of Pin	Footprint Dimension (mm)									Tolerance
		P	Ax	Ay	Bx	By	C	D	Sx	Sy	
V/W/U/XQFN5*5-40	40	0.40	5.80	5.80	4.10	4.10	0.85	0.20	3.40	3.40	±0.05

Packing Information

Tape and Reel Data









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 5x5	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size.
The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box Box A</p>
2	 <p>HIC & Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box Carton A</p>

Package	Reel		Box				Carton			
	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
QFN/DFN 5x5	7"	1,500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
			Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			

Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

Datasheet Revision History

Version	Date	Description	Item
00	2023/12/1	Final	