Power Management Unit Total Power Solution for SSD

General Description

The RT5091A/B is a total power management solution for SSDs (Solid State Drive) with dedicated input supply voltages of 3.3V or 5V. The RT5091A/B incorporates three high-efficiency synchronous buck regulators and one LDO that deliver several output voltages from a single power source. This provides flexibility to support applications of different VIDs with a regulated power-on sequence.

The RT5091A/B can provide configurable output voltages to supply ASIC core, DDR, Flash I/O, and PHY. With a dedicated 1^2C interface, it supports dynamic voltage scaling (DVS), and sleep mode for minimized standby power consumption.

Ordering Information

 $RT5091A/B$ \Box

 L Package Type QW : WQFN-32L 4x4 (W-Type) Lead Plating System G : Green (Halogen Free and Pb Free) A : CH2/CH4 default voltage 1.35V/3.3V B : CH2/CH4 default voltage 1.2V/1.8V

Note :

Richtek products are :

- RoHS compliant and compatible with the current require ments of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Applications

Solid State Drives

Features

- **Input Supply Voltage Range : 2.8V to 5.5V**
- **Three High-Efficiency Configurable Low-Voltage Buck Converters at Default Switching Frequency of 2MHz**
	- **CH1 for ASIC Core Power : Output Current : 4A Output Voltages Programmable by REFIN Pin or 0.7V to 1.3V in 10mV/Step Via I² C**
	- **CH2 for DDR Power : Output Current : 2A**
	- **Output Voltages Programmable by FB2 Pin CH3 for Flash I/O Power :**
	- **Output Current : 2A Output Voltages Programmable by FB3 Pin**
- **One LDO of Low Quiescent Current**
	- **LDO for Analog and PHY Power : Output Current : 300mA Output Voltages Programmable by FB4 Pin**
- **Gate Control for External N-MOSFET Against Inrush Current from Power Input**
- **Internal Soft-Start and Current Limit Protection for CH1 to CH3 and LDO**
- **STANDBY Pin for Sleep Mode Control**
- **Two Output Pins to Control External Regulators/ Switches**
- **One Input Pin to Sense External Regulators/ Switches Output Voltage**
- **High-Speed Mode I² C Interface for CH1 Output Voltage Programming**
- **PGOOD Indicator for VSYS, CH1 to CH3, and LDO Output Voltages Monitoring**
- **RST_L Indicator for Reset Condition of VSYS**
- **Power-On Sequence Control During Start-up**
- **Over-Voltage Protection (OVP), Under-Voltage Protection (UVP), Under-Voltage Lockout (UVLO), and Thermal Shutdown Protection**
- **Small 32-Lead WQFN Package**

Pin Configuration

Marking Information

RT5091AGQW

63= : Product Code YMDNN : Date Code

RT5091BGQW

6S= : Product Code YMDNN : Date Code

Typical Application Circuit

Sleep Mode Operation by ²C & CH1 VOUT DVID by ²C

Sleep Mode Operation by STANDBY & CH1 VOUT DVID by I²C

Sleep Mode Operation by STANDBY & CH1 VOUT Adjustment at Sleep Mode & no I² C

Sleep Mode Operation by STANDBY & CH1 VOUT Adjustment via REFIN & no I² C

Functional Pin Description

Functional Block Diagram

www.richtek.com DS5091A/B-01 November 2017 Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

8

Operation

The RT5091A/B provides three high-efficiency synchronous buck regulators and one LDO for the power system of SSD.

Buck Converter

The RT5091A/B incorporates three high-efficiency synchronous switching buck converters that deliver programmable output voltages. They feature constant-ontime current mode for low output voltage, quick transient response, and low quiescent current. These buck converters also possess all standard protections.

Buck Over-Current Limiter (OCL)

The buck converters provides current limiter for over-current protection through detecting low-side MOSFET current, which is known as the valley current limiter behavior. If the sensed inductor current is above the current limit threshold, then current limiter will start to constrain the valley of inductor current to the current limiter threshold until inductor current drops below the current limiter threshold.

Buck Under-Voltage Protection (UVP)

The output voltages are continuously monitored for undervoltage protection. If the output voltage falls below 62.5% of the reference voltage, under-voltage protection will be triggered and then the high-side and low-side MOSFET will be turned off. The UVP circuit will turn off all rails and latched. The only way to reset the latched behavior is restarting VIN power of the RT5091A/B.

Buck Over-Voltage Protection (OVP)

The output voltages are continuously monitored for overvoltage protection. If the output voltage exceeds 125% of the reference voltage, over-voltage protection will be triggered and then the high-side and low-side MOSFET will be turned off. The MOSFET drivers will keep in offstate until the over-voltage protection is released.

Linear Dropout Regulator (LDO)

The RT5091A/B includes one high performance linear dropout regulator. The LDO contains an independent current limit and under-voltage protection circuit to prevent unexpected applications. When the path current is above the current limit threshold, the current limit circuit adjusts the gate voltage of power stage to limit the output current. Besides, if the output voltage is lower than 60% of reference voltage, the UVP circuit will turn off all rails and latched. The only way to reset the latched behavior is restarting VIN power of the RT5091A/B.

LDO Under-Voltage Protection (UVP)

The output voltages are continuously monitored for under voltage protection. If the output voltage falls below 60% of the reference voltage, under-voltage protection will be triggered and VOUT4 will be turned off. The UVP circuit will turn off all rails and latched. The only way to reset the latched behavior is restarting VIN power of the RT5091A/B.

Over-Temperature Protection (OTP)

If chip temperature is higher than 150°C, the OTP circuit will shut down all power rails. PMIC will reboot with powerup sequence after chip temperature cools down lower than 125°C.

GPIO

The RT5091A/B includes two external regulators/switches enable signals and one external regulator/switch output voltage sense.

MODE

MODE is an input pin to select the threshold voltage of VIN for POR. If VIN voltage is above the threshold voltage, PMIC will begin to start up with power-up sequence.

RST_L

RST L is an output pin to inform the system that the VIN, VSYS, and VGATE are ready. If VSYS voltage is above the RST_L rising threshold voltage, the RST_L will be set to high. On the contrary, RST_L will be set to low if VSYS voltage is lower than RST_L falling threshold voltage.

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions (Note 4)

Electrical Characteristics

 $(V_{IN} = 3.3V, T_A = 25^{\circ}C,$ unless otherwise specified)

RT5091A/B

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^\circ$ C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.

Note 5. Guaranteed by design.

Note 6. Program CH1 output voltage via I²C need default output voltage setting during power-up sequence. Please set CH1 buck converter by Table 15.

Typical Operating Characteristics

0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 Output Current (A) $MODE = L$, $V_{IN} = 3.3V$ $MODE = H$, $V_{IN} = 5V$ PSKIP mode, $V_{OUT} = 1.2V$ L = PIFE20161B-R47MS/ 0.47μH/ 30mΩ C_{OUT} = 10μF/0603/6.3V x 1

CH1 Output Voltage vs. Output Current

CH3 Output Voltage vs. Output Current

 $MODE = L$, $V_{IN} = 3.3V$ $MODE = H$, $V_{IN} = 5V$

01234 Output Current (A) PSKIP mode, $V_{OUT} = 1V$

CH3 Switch Frequency vs. Output Current

Power On with Fast Slew Rate VIN Detected

CH1 (500mV/Div)

> CH3 $(1V/Div)^{2}$

STANDBY $(3V/Div)$

> PGOOD (5V/Div)

CH1 (300mV/Div)

> LX1 $(3V/Div)^2$

CH2 (1V/Div)

Time (10ms/Div)

CH1 Under Voltage Protection

 $MODE = L$, $V_{IN} = 3.3V$,

short VOUT1 to GND

.

Time (5μs/Div)

Enter/Exit Sleep Mode

VCH1 Normal Mode = 0.9V V_{CH1} Sleep Mode = 0.7V

 $V_{CH2} = 1.2V$ $V_{CH3} = 1.8V$

CH1 Over Voltage Protection

CH4 Under Voltage Protection

Time (100μs/Div)

Time (100μs/Div)

Functional Register Table

Table 2. STANDBY

Table 3. PGOOD_VSYS_REG

Table 4. CH1_VID_REG

Table 5. DCDCCTRL0_REG0

Table 6. DCDCCTRL1_REG

Table 7. CH1_CH2_CONTROL

Table 8. CH3_LDO_CONTROL

Table 9. EXT_EN1&EXT_EN2_CONTROL

Table 10. PRODUCT_ID_REG

Table 11. MANUFACTURER_ID_REG

Table 12. REVISION_NUMBER_REG

Table 13. PROTECT

Application Information

The RT5091A/B is a total power management solution for SSDs (Solid State Drive) with dedicated input supply voltages of 3.3V or 5V. The RT5091A/B incorporates three high-efficiency synchronous buck regulators and one LDO that deliver several output voltages from a single power source. CH1 buck supports VID programming by either I²C interface or REFIN pin. And the output voltages of the rest two bucks, CH2 and CH3, can be programmed by resistor dividers or set with default voltage by connecting

FB2 pin to VOUT2 node and FB3 pin to VOUT3 node. Output voltage of CH4 (LDO) can also be programmed by resistor divider or set with default voltage by floating FB4 pin.

Sleep mode function is available for both l^2C interface and STANDBY pin. If I²C interface is applied, PGOOD and UV can be monitored individually.

Table 14. Detail of Power Rails

Buck Converter

The RT5091A/B incorporates three high-efficiency synchronous switching buck converters that deliver programmable output voltages. They feature constant-ontime current mode for low output voltage, quick transient response, and low quiescent current. These buck converters also possess all standard protections.

Each switching regulator is specially designed for highefficiency operation throughout the load range. With high switching frequency (2MHz), the external LC filter can be small and keeps very low output voltage ripple.

Additional features include soft-start, discharged, undervoltage protection, over-voltage protection, and over-current limiter. Please note that the PMIC will be latched when any power rail occurs under-voltage protection. The other protections just make the rail output voltage drop and recovery when the faults are reset. With I^2C interface, system is allowed to control the wake up sequences, set rails' on/off states, switch to forced PWM mode/pulseskipping mode (PSKIP), enter/leave sleep mode, and even directly program CH1 output voltage. Please check the register table for details.

Buck Output Voltage Setting

The RT5091A/B provides three synchronous Buck regulators. CH1 buck converter features programmable output voltage by REFIN pin or 0.7V to 1.3V in 10mV/ step via I²C. If program CH1 output voltage by REFIN pin, the output voltage can be set by the following equation : $V_{CH1} = V_{REFIN} \times 1.6$

And the V_{REFIN} is setting by the reference resistors; RREFOUT, RREFADJ and RREFIN (see Figure 1).

Figure 1. Setting REFIN Voltage with Reference Resistor Divider

When $\overline{STANDBY}$ = 1, V_{REFIN} would equal to the equation below, where $V_{REFOUT} = 1.2V$:

 \textsf{V} refin = Vrefout $\times \frac{\textsf{R} }{\textsf{R} }$ refin + R \textsf{R} refout

DS5091A/B-01 November 2017 www.richtek.com Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

When STANDBY goes low, which also means PMIC is entering sleep mode, VREFIN would become following equation :

REFIN = Vrefout × KREFIN // RREFADJ
(Refin // Rrefadj) + Rrefout) Vrefin = Vrefout × RREFIN // RREFAD.
(RREFIN // RREFADJ) + R

Note that, if wants to keep V_{REFIN} in sleep mode, ties REFADJ pin to GND and removes R_{RFFADJ}.

If wants to program CH1 output voltage via I²C, PMIC would need default output voltage setting for CH1 buck converter during power-up sequence. Thus following table has four sets of default output voltages for CH1 buck converter.

Table 15. CH1 Buck Converter V_{OUT} Default Setting

REFOUT	REFADJ	REFIN	CH ₁ V _{OUT}
VIN	GND	GND	0.9V
VIN	GND	VIN	1.1V
VIN	VIN	GND	1.2V
VIN	VIN	VIN	1.0V

Other buck converters, CH2 and CH3, feature programmable output voltages through resister divider. Output voltages can be adjusted by setting the feedback resistors, R_{FB1} and R_{FB2} , see as Figure 2.

Figure 2. Setting CH2 and CH3 Voltage with Resistor Divider

And the relative equation is shown below, where V_{FB} is 0.8V typically :

$$
V_{OUT} = V_{FB} \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}}
$$

And please note that equivalent reactance from FB to GND, such as R_{FB1} parallels to R_{FB2} , must NOT be less than 20kΩ for the application with external FB resistors.

Directly connect FB2 to CH2 output node to have a default output voltage 1.35V for RT5091A or 1.2V for RT5091B; FB3 to CH3 output node to have a default output voltage 1.8V.

Buck Over-Current Limiter

The over-current limit is implemented by using a cycleby-cycle "valley" current detected control circuit, see as Figure 3. The switching current is monitored by measuring the low-side voltage between the LX pin and GND. The voltage is proportional to the switching current and the on-resistance of the low-side MOSFET.

When high-side MOSFET turn-on (t_{ON}) , the high-side switching current increases at a linear rate and determines by V_{IN} , V_{OUT} , t_{ON} and inductance. And when low-side MOSFET turn-on (t_{OFF}) , the low-side switching current decreases linearly. The average value of the switching current is the output current loading. If the sensing voltage of the low-side MOSFET is above the voltage of current limiter threshold, the converter would keep the low-side turn on until the sensing voltage falls below the voltage of current limiter threshold and then starts a new switching cycle.

For the RT5091A/B buck converters, the low-side MOSFET are embedded and current limit threshold has defined in electrical characteristics.

Figure 3. Cycle-By-Cycle "valley" Current Detected **Control**

Buck Under-Voltage Protection

If over-current limiter is activated, output voltage would drop and trigger under-voltage protection when it drops lower than 62.5% of reference voltage. In case of UVP mis-triggering, a de-glitch time is implemented. PMIC will turn off all power rails as long as any UVP is occurred and also pull low PGOOD pin. Note that UVP is a latched function in the RT5091A/B, thus can only be reset by starting over VIN POR.

Buck Over-Voltage Protection

If output voltage exceeds 125% of reference voltage, overvoltage protection would be triggered. In case of OVP mis-

RT5091A/B

triggering, a de-glitch time is implemented. PMIC will keep functional but pulling low PGOOD pin. The power rail which is under OVP will turn off its drivers until OVP indicator is released. PGOOD pin will back to high after all OVP indicators are released.

Over-Temperature Protection

The over-temperature protection function of the RT5091A/ B is built inside the PMIC to prevent overheat damage. If the die temperature is over 150°C, the OTP circuit would be activated and turn off all power rails of the RT5091A/B. PMIC will re-boot all power rails with power-up sequence after temperature cools down lower than 125°C.

Linear Dropout Regulator

The RT5091A/B includes one high performance linear dropout regulator. The LDO has soft-start function. An internal current source charges an internal capacitor to make the soft-start ramp voltage. During the power up procedure, the output voltage tracks the internal voltage ramp for inrush current control.

If VIN UVLO occurs, or the output under-voltage fault latch is set, then the output discharge mode will be activated. During the discharge mode, an internal switch creates a path for discharging the output capacitors' residual charge to GND.

The LDO contains an independent current limiter and under-voltage protection circuit to prevent unexpected applications. The current limit circuit monitors the current from input to output by a current sensing circuit and controls the gate voltage of power stage. When the current is over the current limit threshold, the current limit circuit adjusts the gate voltage to constrain the output current. And if the output voltage is less than 60% of reference voltage, UVP circuit will shut down the LDO and latched. Note that this latched protection can only be reset by starting over VIN POR. The LDO feature programmable output voltage through resister divider. Output voltages can be adjusted by setting the feedback resistors, R_{FB3} and R_{FB4}, see as Figure 4.

Figure 4. Setting LDO Voltage with Resistor Divider

And the relative equation is shown below, where V_{FB} is 0.825V for RT5091A or 0.45V for RT5091B typically :

$$
V_{\text{OUT4}} = V_{\text{FB}} \times \frac{R_{\text{FB3}} + R_{\text{FB4}}}{R_{\text{FB4}}}
$$

Besides, the equivalent resistance from FB to GND must be less than 400kΩ for the application with external FB resistors.

Directly open VOUT4 to CH4 output node to have a default output voltage 3.3V for RT5091A or 1.8V for RT5091B.

VSNS Discharge

When EXT EN1 is disabled either through the sequence or through an 1^2C command, it activated the discharge resistor is placed between the VSNS and ground. Which means if system wants to discharge external regulator/ switch through VSNS by EXT_EN1, must connect VSNS to the output of external regulation/switch.

Input OVP Deglitching

In order to prevent input OV is triggered by noise coupling, the RT5091A/B builds internal deglitching circuit to prevent unexpected triggering of VIN OVP.

If VIN is higher than VIN OVP threshold, where VIN OVP threshold level is selected by MODE pin, PMIC would turn off all power rails and external N-MOSFET to protect PMIC from being damaged by input over voltage.

MODE

MODE is an input pin to select the threshold voltage of VIN for POR. If VIN voltage is above the threshold voltage, PMIC will begin to start up with power-up sequence. Set MODE = high for 5V VIN applications and MODE = low for 3.3V VIN applications.

RST_L

RST L is an output pin to inform the system that the V_{IN} , V_{SYS}, and V_{GATE} are ready. Since GATE control circuit implemented an inrush current control function inside PMIC, which sources a small current around 0.875μA from GATE pin, thus RST_L won't immediately pull high when V_{SYS} is higher than $V_{\text{RSTTH H}}$ until V_{GATE} is high enough.

During power-on sequence, if V_{IN} < 2.3V, RST L is floating inside PMIC, thus it is pulled high to open-drain power source. When V_{IN} > 2.3V, RST_L becomes open-drain. As for the power-off sequence, RST_L is back to floating state and pulled high to open-drain power source in this condition when V_{IN} < 2.2V.

I 2 C Interface

The RT5091A/B 1^2C slave address = 0x1b (hex). 1^2C interface supports standard slave mode (100kbps), and fast mode (400kbps). The write or read bit stream ($N \ge 1$) is shown as Figure 5.

Figure 5. I²C Read and Write Stream and Timing Diagram

Inductor Selection

For given input voltage (V_{IN}) , output voltage (V_{OUT}) , and operation frequency (f_{SW}), the inductor value (L) determines the inductor ripple current (ΔI_L) as shown in equation below :

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times L \times V_{IN}}
$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors, but also the output voltage ripple.

A reasonable starting point for selecting the ripple current is ΔI_L = 0.3 x I_{MAX} to 0.4 x I_{MAX} . The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$
L = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{f_{SW} \times \Delta I_L \times V_{IN(MAX)}}
$$

The current rating of the inductor must be large enough and will not saturate at the peak inductor current (I_{PEAK}):

$$
I_{PEAK} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}
$$

CIN and CSYS Selection

The input capacitance of every rail, C_{IN} , needs to filter the trapezoidal current at the source of the high-side MOSFET. To prevent large ripple voltage, a low ESR input capacitor for the maximum current should be used. The relation between C_{IN} ripple voltage and current ripple is shown as the Figure 6.

Figure 6. Relationship of C_{IN} Voltage Ripple and Current **Ripple**

The C_{IN} voltage ripple can use below equations to determine when f_{SW} works at CCM mode.

$$
V_{\text{CIN_PP}} = D \times I_{\text{OUT}(MAX)} \times (ESR + \frac{(1-D)}{C_{\text{IN}} \times f_{\text{SW}}})
$$

Where $D = V_{\text{OUT}}/V_{\text{IN}}$. If use MLCC as the input current, the ESR is almost equal to zero. And the minimum input capacitance requirement could be estimate as below :

$$
C_{IN(MIN)} = I_{OUT(MAX)} \times \frac{D \times (1-D)}{V_{CIN_PP} \times f_{SW}}
$$

Next, it needs to consider the input bulk capacitance, C_{SYS}, to ensure a stable input voltage during large load transient. The input host supply cannot typically provide the enough input current for the converter to respond to a fast transient current. The input bulk capacitor will provide the energy necessary to source current until the host supply fill the demand, as shown as Figure 7.

Figure 8 shows the diagram of every power rail of the RT5091A/B sharing a single bank of bulk input capacitors. It can calculate the input required transient current using following equation :

$$
\Delta I_{INtrL} = \sum_{n=1}^{6} \frac{V_{OUTn} \times \Delta I_{OUTn(MAX)}}{V_{IN} \times \eta_n}
$$

Where ΔI_{INtr} is the total input transient current required. $ΔI_{OUT}$ is the maximum output transient current. η is the efficiency of the Buck at $I_{\text{OUT}(MAX)}$.

RICHTEK

Figure 8. The Location of Bulk Input Capacitance Diagram

When ΔI_{INtr} is confirmed, the input bulk capacitance, C_{SYS}, can be decided with following estimating equation :

$$
C_{SYS(MIN)} \cong \frac{1.21 \times \Delta I_{INtr}^2 \times L_{IN}}{\Delta V_{INPP(MAX)}^2}
$$

where $\Delta V_{\text{INPP(MAX)}}$ is the maximum ac voltage allowable. L_{IN} is the input series filter inductance, if not used, put a reasonable value 50nH due to PCB layout.

COUT selection

The output capacitor and the inductor are used form a low pass filter in the buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in ripple voltage. The output voltage ripple $(\Delta V_{\text{OUTPP}})$ can be calculated by the following equation :

$$
\Delta V_{\text{OUTPP}} = \Delta I_L \left(\text{ESR} + \frac{1}{8 \times \text{COUT} \times \text{fSW}} \right)
$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage under-shoot (V_{SAG}) can be calculated by the following equation :

 $V_{SAG} = \Delta I_{LOAD} \times ESR$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient. Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Unlike the electrolytic capacitor, the ceramic capacitor has relatively low ESR and can reduce the voltage deviation during load transient. However, the ceramic capacitor can only provide low capacitance value.

Therefore, use a mixed combination of electrolytic capacitor and ceramic capacitor to obtain better transient performance.

Serial Data Transfer Format in Hs-Mode

Serial data transfer format in Hs-mode meets the Standardmode I²C-bus specification. Hs-mode can only commence after the following conditions (all of which are in F/S-mode) :

- START condition (S)
- 8-bit master code (00001xxx)
- not-acknowledge bit (A#)

Figures 8 and Figure 10 show this in more detail. This master code has two main functions :

- It allows arbitration and synchronization between competing masters at F/S-mode speeds, resulting in one winning master.
- It indicates the beginning of an Hs-mode transfer.

Hs-mode master codes are reserved 8-bit codes, which are not used for slave addressing or other purposes.

Furthermore, as each master has its own unique master code, up to eight Hs-mode masters can be present on the one I²C-bus system (although master code 0000 1000 should be reserved for test and diagnostic purposes). The master code for an Hs-mode master device is software programmable and is chosen by the System Designer.

Arbitration and clock synchronization only take place during the transmission of the master code and notacknowledge bit (A#), after which one winning master remains active. The master code indicates to other devices that an Hs-mode transfer is to begin and the connected devices must meet the Hs-mode specification. As no device is allowed to acknowledge the master code, the master code is followed by a not-acknowledge (A#).

After the not-acknowledge bit (A#), and the SCLH line has been pulled-up to a HIGH level, the active master switches to Hs-mode and enables (at time t_H , see Figure

Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RT5091A/B

10) the current-source pull-up circuit for the SCLH signal. As other devices can delay the serial transfer before t_H by stretching the LOW period of the SCLH signal, the active master will enable its current-source pull-up circuit when all devices have released the SCLH line and the SCLH signal has reached a HIGH level, thus speeding up the last part of the rise time of the SCLH signal.

The active master then sends a repeated START condition (Sr) followed by a 7-bit slave address (or 10-bit slave address) with an R/W bit address, and receives an acknowledge bit (A#) from the selected slave.

After a repeated START condition and after each acknowledge bit (A#) or not-acknowledge bit (A#), the active master disables its current-source pull-up circuit. This enables other devices to delay the serial transfer by stretching the LOW period of the SCLH signal. The active master re-enables its current-source pull-up circuit again.

When all devices have released and the SCLH signal reaches a HIGH level, and so speeds up the last part of the SCLH signal's rise time. Data transfer continues in Hs-mode after the next repeated START (Sr), and only switches back to F/S-mode after a STOP condition (P). To reduce the overhead of the master code, it's possible that a master links a number of Hs-mode transfers, separated by repeated START conditions (Sr).

Figure 10. A Complete Hs-Mode Transfer

DS5091A/B-01 November 2017 www.richtek.com Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Power On/Off Sequence

The RT5091A/B starts a power up sequence when VSYS > RESET rising threshold voltage, and the device shuts down with VIN < UVLO falling threshold voltage. The RT5091A/B applies sleep mode of PMIC to save power consumption with setting the STANDBY to 0. If the device goes to sleep mode, power rails set to sleep mode and the alive rails depend on sleep mode control register setting. The power rails will exit from sleep mode to normal mode and wake up with a sequence as the same as the power-up-sequence when STANDBY = 1. Please note that when PMIC starts a power up sequence, sleep mode operation would not work until 5ms later. The relations of all power rails of the RT5091A/B and sleep off / wake up sequence are shown as Figure 12.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-32L 4x4 package, the thermal resistance, θ_{JA} , is 27.8°C/W on a standard JEDEC 51-7 high effective-thermalconductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below :

P_{D(MAX)} = (125°C – 25°C) / (27.8°C/W) = 3.59W for a WQFN-32L 4x4 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, $θ_{JA}$. The derating curves in Figure 11 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

Figure 11. Derating Curve of Maximum Power Dissipation

Outline Dimension

W-Type 32L QFN 4x4 Package

Footprint Information

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.