RICHTEK®

RT1715

Compact USB Type-C Port Controller

1 General Description

The RT1715 is a USB Type-C controller that complies with the latest USB Type-C and Power Delivery (PD) standards. It integrates a complete Type-C transceiver, including the Rp and Rd resistors, and performs USB Type-C detection, including attach and orientation. The RT1715 also integrates the physical layer of the USB Biphase Mark Coding (BMC) power delivery protocol, allowing up to 100W of power and role swapping. The BMC PD block enables full support for alternative interfaces specified in the Type-C specification.

The recommended junction temperature range is –40°C to 125°C, and the ambient temperature range is –40°C to 85°C.

2 Ordering Information

RT1715 □

Package Type(1)

WSC: WL-CSP-9B 1.38x1.34 (BSC)

Note 1.

Richtek products are Richtek Green Policy compliant and marked with (1) indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

3 Features

- **Dual-Role PD Compatible**
- **Attach/Detach Detection as Host, Device or Dual-Role Port (DRP)**
- **Current Capability Definition and Detection**
- **Cable Recognition**
- **Support Alternate Mode**
- **Support BIST Mode**
- **Support VCONN with Programmable OCP**
- **Dead Battery Support**
- **Low Power Mode for Attach Detection**
- **Simple I^2C Interface with Application Processor (AP) or Embedded Controller (EC)**
- **Support PD 3.0 (except Fast Role Swap Function)**
- **E-fuse IP**
- **9-Ball WL-CSP Package**

4 Applications

- Smartphones
- Tablets
- Laptops

5 Marking Information



4T: Product Code
W: Date Code

Table of Contents

6 Pin Configuration

(TOP VIEW)



WL-CSP-9B 1.38x1.34 (BSC)

7 Functional Pin Description

Pin No.	Pin Name	Pin Function
A1	CC2	Type-C Connector Configuration Channel (CC) pin. This pin is used to determine when an attachment has occurred and to detect the orientation of the connection.
A2	VBUS	VBUS input pin. This pin is used for attach and detach detection.
A3	VDD	Input supply voltage.
B1	VCONN	Regulated input pin for VCONN. This pin is switched to the correct CC pin to provide VCONN power for Type-C full-featured cables and other accessories.
B2	INT_N	Open-drain interrupt output. The output is used to prompt the processor to read the registers.
B3	SCL	I^2C serial clock signal. This pin should be connected to the I^2C master.
C1	CC1	Type-C Connector Configuration Channel (CC) Pin. This pin is used to determine when an attachment has occurred and to detect the orientation of the connection.
C2	GND	Ground pin.
C3	SDA	I^2C serial data signal. This pin should be connected to the I^2C master.

8 Functional Block Diagram



9 Absolute Maximum Ratings

(Note 2)

- VDD/VCONN ---------- –0.3V to 6V
- CC1/CC2 (Testing Condition: VDD ≥ 3V) ---------- –0.3V to 24V
- CC1/CC2 (Testing Condition: VDD < 3V) ---------- –0.3V to 6V
- VBUS ---------- –0.3V to 28V
- SDA/SCL/INT_N ---------- –0.3V to 6V
- Power Dissipation, P_D @ T_A = 25°C

  WL-CSP-9B 1.38x1.34 (BSC) ---------- 1.22W
- Package Thermal Resistance (Note 3)

  WL-CSP-9B 1.38x1.34 (BSC), θ_{JA} ---------- 81.5°C/W
- Lead Temperature (Soldering, 10sec.)---------- 260°C
- Storage Temperature Range ---------- –65°C to 150°C
- ESD Susceptibility (Note 4)

  HBM (Human Body Model) ---------- 2kV

Note 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 3. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.

Note 4. Devices are ESD sensitive. Handling precautions are recommended.

10 Recommended Operating Conditions

(Note 5)

- VDD Input Voltage ---------- 3V to 5.5V
- VCONN Input Voltage (Note 6) ---------- 3.3V to 5.5V
- VCON Supply Current ---------- 200mA to 600mA
- Junction Temperature Range ---------- –40°C to 125°C
- Ambient Temperature Range ---------- –40°C to 85°C

Note 5. The device is not guaranteed to function outside its operating conditions.

Note 6. When VCONN is not in use, connect VCONN to GND through a 1kΩ resistor.

11 Electrical Characteristics

(T_A = 25°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Common Normative Signaling Requirements						
Bit Rate	$f_{BitRate}$	V_{DD} = 3V to 5.5V	270	300	330	Kbps
Common Normative Signaling Requirements for Transmitter						
Maximum Difference between the Bit-rate during the Part of the Packet following the Preamble and the Reference Bit-rate	$p_{BitRate}$	V_{DD} = 3V to 5.5V	--	--	0.25	%
Time from the End of Last Bit of A Frame until the Start of the First Bit of the Next Preamble	$t_{InterFrameGap}$	V_{DD} = 3V to 5.5V	25	--	--	µs
Time before the Start of the First Bit of the Preamble when the Transmitter Shall Start Driving the Line	$t_{StartDrive}$	V_{DD} = 3V to 5.5V	–1	--	1	µs
BMC Common Normative Requirements						
Time to Cease Driving the Line after the End of the Last Bit of the Frame	$t_{EndDriveBMC}$	V_{DD} = 3V to 5.5V	--	--	23	µs
Fall Time	t_{Fall}	V_{DD} = 3V to 5.5V	300	--	--	ns
Time to Cease Driving the Line after the Final High-to-Low Transition	$t_{HoldLowBMC}$	V_{DD} = 3V to 5.5V	1	--	--	µs
Rise Time	t_{Rise}	V_{DD} = 3V to 5.5V	300	--	--	ns
Voltage Swing	V_{Swing}	V_{DD} = 3V to 5.5V	1.050	1.125	1.200	V
Transmitter Output Impedance	z_{Driver}	V_{DD} = 3V to 5.5V	33	--	75	Ω
BMC Receiver Normative Requirements						
Time Window for Detecting Non-Idle	$t_{TransitionWindow}$	V_{DD} = 3V to 5.5V	12	--	20	µs
Receiver Input Impedance	z_{BmcRx}	V_{DD} = 3V to 5.5V	1	--	--	MΩ
Power Consumption						
Stand-By Current	I_{SB_Sink}	Sink current consumption with cable attached V_{DD} = 3V to 5.5V V_{DD} (typical) = 3.8V	1.2	2.15	4.2	mA
Low Power Mode	I_{LP_DRP}	CC toggle at DRP mode when port is unconnected and waiting for connection V_{DD} = 3V to 5.5V V_{DD} (typical) = 3.8V	10	25	85	µA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Idle Mode	I_{Idle_Sink}	Sink current consumption with cable attached when disable 24M OSC V_{DD} = 3V to 5.5V V_{DD} (typical) = 3.8V	100	170	265	μA
Shutdown Mode	$I_{shutdown}$	The CC pin exposes RD and disables all functions except I^2C functions V_{DD} = 3V to 5.5V V_{DD} (typical) = 3.8V	6	15	40	μA
VCONN Power	I_{VCONN}	VCONN current consumption when VCONN without supply to CC V_{CONN} = 3V to 5.5V V_{CONN} (typical) = 5V	6	20	30	μA
Type-C Port Control						
Ron for VCONN Switch	R_{ON}	V_{CONN} = 3V to 5.5V	--	0.7	1	Ω
VCONN OCP Setting Range	I_{OCP}	V_{DD} = 3V to 5.5V, V_{CONN} = 3.3V to 5.5V	200	--	600	mA
VCONN OCP Range_200mA	$I_{OCP\_Range\_200mA}$	V_{DD} = 3.3V, V_{CONN} = 5V, OCP setting = 200mA	135	205	275	mA
VCONN OCP Range_300mA	$I_{OCP\_Range\_300mA}$	V_{DD} = 3.3V, V_{CONN} = 5V, OCP setting = 300mA	240	310	380	mA
VCONN OCP Range_400mA	$I_{OCP\_Range\_400mA}$	V_{DD} = 3.3V, V_{CONN} = 5V, OCP setting = 400mA	345	415	485	mA
VCONN OCP Range_500mA	$I_{OCP\_Range\_500mA}$	V_{DD} = 3.3V, V_{CONN} = 5V, OCP setting = 500mA	450	520	590	mA
VCONN OCP Range_600mA	$I_{OCP\_Range\_600mA}$	V_{DD} = 3.3V, V_{CONN} = 5V, OCP setting = 600mA	555	625	695	mA
Time for VCONN Switch to Turn-On State_3.3V	$t_{Soft\_VCCON\_3.3V}$	V_{DD} = 3.3V, V_{CONN} = 3.3V	350	450	620	μs
Time for VCONN Switch to Turn-On State_5V	$t_{Soft\_VCCON\_5V}$	V_{DD} = 3.3V, V_{CONN} = 5V	460	540	720	μs
Downstream Facing Port (DFP) 80μA CC Current	$I_{DFP\_80μ}$	V_{DD} = 3V to 5.5V	64	80	96	μA
DFP 180μA CC Current	$I_{DFP\_180μ}$	V_{DD} = 3V to 5.5V	166	180	194	μA
DFP 330μA CC Current	$I_{DFP\_330μ}$	V_{DD} = 3V to 5.5V	304	330	356	μA
Upstream Facing Port (UFP) Rd	Rd	V_{DD} = 3V to 5.5V	4.59	5.10	5.61	kΩ
UFP Pull-Down Voltage in Dead Battery under DFP80μ and DFP180μA	V_{DBL}	V_{DD} = 0V	--	--	1.6	V
UFP Pull-Down Voltage in Dead Battery under DFP330μA	V_{DBH}	V_{DD} = 0V	--	--	2.6	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
I²C Electrical Characteristics						
I²C Bus Supply Voltage	V_{I2C}	V_{DD} = 3V to 5.5V	1.5	--	3.6	V
Input Voltage Logic-Low	V_{IL_I2C}	V_{DD} = 3V to 5.5V	--	--	0.4	V
Input Voltage Logic-High	V_{IH_I2C}	V_{DD} = 3V to 5.5V	1.3	--	--	V
Output Voltage Logic-Low	V_{OL_SDA}	V_{DD} = 3V to 5.5V, open-drain	--	--	0.4	V
Input Current of Each IO Pin	I_{OL_I2C}	V_{DD} = 3V to 5.5V, $0.1V_{DD} < V_I < 0.9V_{DDMAX}$	–10	--	10	μA
SCL Clock Frequency	f_{SCL}	V_{DD} = 3V to 5.5V	0	--	3400	kHz
Pulse Width of Spikes that Must Be Suppressed by the Input Filter	t_{SP}	V_{DD} = 3V to 5.5V	--	--	50	ns
Data Hold Time	$t_{HD:DAT}$	V_{DD} = 3V to 5.5V	30	--	--	ns
Data Set-Up Time	$t_{SU:DAT}$	V_{DD} = 3V to 5.5V	70	--	--	ns

12 Typical Application Circuit



Note 7. MCU_GPIO-1/MCU_GPIO-2 controls the power IC's EN pin for power-on/off sequence.

Table 1. Recommended Components Information

Reference	Part Number	Description	Package	Manufacturer
R1, R2, R3	WR04X1001FTL	1kΩ 1%	0402	WALSIN
R4	CR-02FL6---4K7	4.7kΩ 1%	0402	VIKING
C1, C2	0402B331J250	330pF/25V/X7R	0402	WALSIN
C3, C4	0402B104K500CT	100nF/50V/X7R	0402	WALSIN

Table 2. Function Portfolio Information

Function Portfolio	Pin Name	Pin Connection
With VCONN	VBUS	Short to connector VBUS or 4.7kΩ to connector VBUS (better for surge)
	CC1	Short to connector CC1
	CC2	Short to connector CC2
	VCONN	Short to DC-DC2
	INT_N	Pull high to AP/EC
	SDA	Pull high to AP/EC
	SCL	Pull high to AP/EC
	VDD	Short to DC-DC1
Without VCONN	VBUS	Short to connector VBUS or 4.7kΩ to connector VBUS (better for surge)
	CC1	Short to connector CC1
	CC2	Short to connector CC2
	VCONN	1kΩ to GND
	INT_N	Pull high to AP/EC
	SDA	Pull high to AP/EC
	SCL	Pull high to AP/EC
	VDD	Short to DC-DC1

Note 8. If VBUS is shorted between the OVP and the battery charge controller, it will result in USB compliance testing failures and application issues.

13 Operation

13.1 Power-On/Off Sequence









14 Application Information

(Note 9)

14.1 Abbreviations

Term	Description
BMC	Biphase Mark Coding
TCPC	Type-C Port Controller
TCPCI	Type-C Port Controller Interface
TCPM	Type-C Port Manager

14.2 Type-C Port Controller (TCPC) Interface



The Type-C Port Controller Interface (TCPCI) is the interface between a Type-C Port Manager and a Type-C Port Controller.

14.3 I²C Interface

- The TCPM is the only master on this I²C bus.
- The TCPC is a slave device on this I²C bus.
- Each Type-C port has its own unique I²C slave address. The TCPC shall have an equal number of unique I²C slave addresses and supported Type-C ports.
- The TCPC supports Fast-mode bus speed.
- The TCPC has an open-drain output, active-low INT_N pin. This pin is used to indicate a change of state, with the INT_N pin being asserted when any Alert Bits are set.
- The TCPCI supports an I/O nominal voltage range of 1.8V and 3.3V.
- The TCPC can auto-increment the I²C internal register address of the last byte transferred during a read, independent of an ACK/NACK from the master.
- The default I²C address shows below.

1	0	0	1	1	1	0	RW
MSB							LSB

BMC TC Mask Definition, X Values						
Parameter	**Symbol**	**Test Conditions**	**Min**	**Typ**	**Max**	**Unit**
Left Edge of Mask	X1Tx		--	0.015	--	UI
X2Tx Point	X2Tx		--	0.07	--	UI
X3Tx Point	X3Tx		--	0.15	--	UI
X4Tx Point	X4Tx		--	0.25	--	UI
X5Tx Point	X5Tx		--	0.35	--	UI
X6Tx Point	X6Tx		--	0.43	--	UI
X7Tx Point	X7Tx		--	0.485	--	UI
X8Tx Point	X8Tx		--	0.515	--	UI
X9Tx Point	X9Tx		--	0.57	--	UI
X10Tx Point	X10Tx		--	0.65	--	UI
X11Tx Point	X11Tx		--	0.75	--	UI
X12Tx Point	X12Tx		--	0.85	--	UI
X13Tx Point	X13Tx		--	0.93	--	UI
Right Edge of Mask	X14Tx		--	0.985	--	UI

BMC TC Mask Definition, Y Values						
Parameter	**Symbol**	**Test Conditions**	**Min**	**Typ**	**Max**	**Unit**
Lower Bound of Outer Mask	Y1Tx		--	–0.075	--	V
Lower Bound of Inner Mask	Y2Tx		--	0.075	--	V
Y3Tx Point	Y3Tx		--	0.15	--	V
Y4Tx Point	Y4Tx		--	0.325	--	V
Inner Mask Vertical Midpoint	Y5Tx		--	0.5625	--	V
Y6Tx Point	Y6Tx		--	0.8	--	V
Y7Tx Point	Y7Tx		--	0.975	--	V
Y8Tx Point	Y8Tx		--	1.04	--	V
Upper Bound of Outer Mask	Y9Tx		--	1.2	--	V



Figure 1. BMC T_X “ONE” Mask



Figure 2. BMC T_X “ZERO” Mask



Figure 3. BMC Example



Figure 4. Inter-Frame Gap Timings



Figure 5. BMC Encoded Start of Preamble



Figure 6. Transmitting or Receiving BMC Encoded Frame Terminated

14.4 USB Power Delivery (PD)

The RT1715 is a USB Power Delivery (PD) controller chip that supports the USB PD 3.0 specification as well as the Type-C Port Controller Interface (TCPCI) specification version 1.0. Some “Not supported” functions are listed in the register table.

14.5 Type-C Detection

The RT1715 implements multiple comparators that can be used by software to determine the state of the CC1 and CC2 pins. This status information provides the host processor with all the information required to determine the attach and detach status of the cable. The result of these comparators will trigger the INT_N pin to low when there is a status change.

14.6 Detection through Autonomous Dual-Role Port (DRP) Toggles

The CC pins of the RT1715 can toggle as DRP. They can also operate as Source (SRC) or Sink (SNK) only and monitor the status of CC1 and CC2.

14.7 Dead Battery Mode

The CC pins of the RT1715 presents voltage clamp Rd before RT1715 exits shutdown mode (0x9B[5] = 1b). This function allows the system which runs out of battery or is a UFP-powered device to be powered up from the Type-C port. Circuitry to present Rd in this case only guarantees that the voltage on CC is pulled within the same range as the voltage clamp implementation of Rd in order for a Source to recognize the Sink and provide VBUS.

14.8 I^2C Interface

The following table shows the RT1715 unique address.

RT1715 I^2C Slave Address			
MSB	**LSB**	**R/W Bit**	**R/W**
100111	0	1/0	9D/9C

The I^2C interface bus must be connected to a 1kΩ resistor to the power node and independently connected to the processor. The I^2C timing diagrams are listed below.

14.8.1 Read and Write Function



14.8.2 I^2C Waveform Information



14.9 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA}, is highly package dependent. For a WL-CSP-9B 1.38x1.34 (BSC) package, the thermal resistance, θ_{JA}, is 81.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below:

$P_{D(MAX)}$ = (125°C – 25°C) / (81.5°C/W) = 1.22W for a WL-CSP-9B 1.38x1.34 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA}. The derating curve in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 7. Derating Curve of Maximum Power Dissipation

Note 9. The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

15 Functional Register Description

15.1 Register Map

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x00	1	VENDOR_ID	7:0	VID[7:0]	0xCF	R	A unique 16-bit unsigned integer assigned by the USB-IF to the Vendor.
0x01	1		7:0	VID[15:8]	0x29	R	
0x02	1	PRODUCT_ID	7:0	PID[7:0]	0x11	R	A unique 16-bit unsigned integer assigned uniquely by the Vendor to identify the TCPC.
0x03	1		7:0	PID[15:8]	0X17	R	
0x04	1	DEVICE_ID	7:0	DID[7:0]	0x73	R	A unique 16-bit unsigned integer assigned by the Vendor to identify the version of the TCPC.
0x05	1		7:0	DID[15:8]	0x21	R	
0x06	1	USBTYPEC_REV	7:0	USBTYPEC_REV	0x11	R	Byte 0 of a 16-bit USB Type-C revision: Revision 1.1
0x07	1		7:0	Reserved	0	R	
0x08	1	USBPD_REV_VER	7:0	USBPD_VER	0x11	R	Byte 0 of a 16-bit USB PD version: Version 1.1.
0x09	1		7:0	USBPD_REV	0x20	R	Byte 1 of a 16-bit USB PD revision: Revision 2.0.
0x0A	1	PD_INTERFACE_REV	7:0	PDIF_VER	0x10	R	Byte 0 of a 16-bit PD Interface (TCPC) version: Version 1.0
0x0B	1		7:0	PDIF_REV	0x10	R	Byte 1 of a 16-bit PD Interface (TCPC) revision: Revision 1.0

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x10	1	ALERT	7	ALARM_VBUS_ VOLTAGE_H	0	R	Not support
			6	TX_SUCCESS	0	RW	0b: Cleared (default) 1b: Reset or SOP* message transmission successful
			5	TX_DISCARD	0	RW	0b: Cleared (default) 1b: Reset or SOP* message transmission not sent due to incoming receive message
			4	TX_FAIL	0	RW	0b: Cleared (default) 1b: SOP* message transmission not successful, no GoodCRC response received on SOP* message transmission
			3	RX_HARD_ RESET	0	RW	0b: Cleared (default) 1b: Received Hard Reset message
			2	RX_SOP_MSG _STATUS	0	RW	0b: Cleared (default) 1b: Receive status register changed
			1	POWER_ STATUS	1	RW	0b: Cleared 1b: Port status changed (default)
			0	CC_STATUS	0	RW	0b: Cleared (default) 1b: CC status changed
0x11	1	ALERT	7	Reserved	0	R	Reserved
			6	Reserved	0	R	Reserved
			5	Reserved	0	R	Reserved
			4	Reserved	0	R	Reserved
			3	VBUS_SINK_ DISCNT	0	R	Not support
			2	RXBUF_ OVFLOW	0	RW	0b: TCPC Rx buffer is functioning properly (default) 1b: TCPC Rx buffer has overflowed
			1	FAULT	0	RW	0b: No Fault (default) 1b: A Fault has occurred. Read the FAULT_STATUS register
			0	ALARM_VBUS_ VOLTAGE_L	0	R	Not support

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x12	1	ALERT_MASK	7	M_ALARM_VBUS_VOLTAGE_H	1	R	Not support
			6	M_TX_SUCCESS	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			5	M_TX_DISCARD	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			4	M_TX_FAIL	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			3	M_RX_HARD_RESET	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			2	M_RX_SOP_MSG_STATUS	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			1	M_POWER_STATUS	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			0	M_CC_STATUS	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
0x13	1	ALERT_MASK	7	Reserved	0	R	Reserved
			6	Reserved	0	R	Reserved
			5	Reserved	0	R	Reserved
			4	Reserved	0	R	Reserved
			3	M_VBUS_SINK_DISCNT	1	R	Not support
			2	M_RXBUF_OVFLOW	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			1	M_FAULT	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			0	M_ALARM_VBUS_VOLTAGE_L	1	R	Not support

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x14	1	POWER_STATUS_MASK	7	Reserved	1	R	Not support
			6	M_TCPC_INITIAL	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			5	M_SRC_HV	1	R	Not support
			4	M_SRC_VBUS	1	R	Not support
			3	M_VBUS_PRESENT_DETC	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			2	M_VBUS_PRESENT	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			1	M_VCONN_PRESENT	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			0	M_SINK_VBUS	1	R	Not support
0x15	1	FAULT_STATUS_MASK	7	M_VCON_OV	0	RW	0b: Interrupt masked (default) 1b: Interrupt unmasked
			6	M_FORCE_OFF_VBUS	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			5	M_AUTO_DISC_FAIL	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			4	M_FORCE_DISC_FAIL	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			3	M_VBUS_OC	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			2	M_VBUS_OV	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			1	M_VCON_OC	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
			0	M_I2C_ERROR	1	RW	0b: Interrupt masked 1b: Interrupt unmasked (default)
0x18	1	CONFIG_STANDARD_OUTPUT	7	H_IMPEDENCE	0	R	Not support
			6	DBG_ACC_CONNECT_O	0	R	Not support
			5	AUDIO_ACC_CONNECT	0	R	Not support
			4	ACTIVE_CABLE_CONNECT	0	R	Not support
			3:2	MUX_CTRL	00	R	Not support
			1	CONNECT_PRESENT	0	R	Not support
			0	CONNECT_ORIENT	0	R	Not support

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x19	1	TCPC_CONTROL	7:5	Reserved	000	R	Reserved
			4	Reserved	0	R	Reserved
			3:2	I2C_CK_STRETCH	00	R	Not support
			1	BIST_TEST_MODE	0	RW	0b: Normal operation. Incoming messages enabled by RECEIVE_DETECT passed to TCPM via Alert. (default) 1b: BIST Test Mode. Incoming messages enabled by RECEIVE_DETECT result in GoodCRC response but may not be passed to the TCPM via Alert. TCPC may temporarily store incoming messages in the Receive Message Buffer, but this may or may not result in a Receive SOP* Message Status or a Rx Buffer Overflow alert.
			0	PLUG_ORIENT	0	RW	0b: When VCONN is enabled, apply it to the CC2 pin. Monitor the CC1 pin for BMC communications if PD messaging is enabled. (default) 1b: When VCONN is enabled, apply it to the CC1 pin. Monitor the CC2 pin for BMC communications if PD messaging is enabled.
0x1A	1	ROLE_CONTROL	7	Reserved	0	R	Reserved
			6	DRP	0	RW	0b: No DRP. Bits B3..0 determine Rp/Rd/Ra settings (default) 1b: DRP
			5:4	RP_VALUE	00	RW	00b: Rp default (default) 01b: Rp 1.5A 10b: Rp 3.0A 11b: Reserved
			3:2	CC2	10	RW	00b: Reserved 01b: Rp (Use Rp definition in B5..4) 10b: Rd (default) 11b: Open (Disconnect or Don’t care) Set to 11b if enabling DRP in B7..6
			1:0	CC1	10	RW	00b: Reserved 01b: Rp (Use Rp definition in B5..4) 10b: Rd (default) 11b: Open (Disconnect or Don’t care) Set to 11b if enabling DRP in B7..6

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x1B	1	FAULT_CONTROL	7	DIS_VCON_OV	0	RW	0b: Fault detection circuit enabled (default) 1b: Fault detection circuit disabled
			6:5	Reserved	00	R	Reserved
			4	DIS_FORCE_OFF_VBUS	0	R	Not support
			3	DIS_VBUS_DISC_FAULT_TIMER	0	R	Not support
			2	DIS_VBUS_OC	0	R	Not support
			1	DIS_VBUS_OV	0	R	Not support
			0	DIS_VCON_OC	0	RW	0b: Fault detection circuit enabled (default) 1b: Fault detection circuit disabled
0x1C	1	POWER_CONTROL	7	Reserved	0	R	Reserved
			6	VBUS_VOL_MONITOR	0	R	Not support
			5	DIS_VOL_ALARM	0	R	Not support
			4	AUTO_DISC_DISCNCT	0	R	Not support
			3	BLEED_DISC	0	R	Not support
			2	FORCE_DISC	0	R	Not support
			1	VCONN_POWER_SPT	0	RW	0b: TCPC delivers at least 1W on VCONN (default) 1b: TCPC delivers at least the power indicated in DEVICE_CAPABILITIES.VCONNPowerSupported
			0	EN_VCONN	0	RW	0b: Disable VCONN Source (default) 1b: Enable VCONN Source to CC

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x1D	1	CC_ STATUS	7:6	Reserved	00	R	Reserved
			5	DRP_STATUS	0	R	0b: the TCPC has stopped toggling or ROLE_CONTROL.DRP = 00(default) 1b: the TCPC is toggling
			4	DRP_RESULT	0	R	0b: the TCPC is presenting Rp (default) 1b: the TCPC is presenting Rd
			3:2	CC2_STATUS	00	R	If ROLE_CONTROL.CC2 = Rp or DrpResult = 0 00b: SRC.Open (Open, Rp) (default) 01b: SRC.Ra (below maximum vRa) 10b: SRC.Rd (within the vRd range) 11b: reserved If ROLE_CONTROL.CC2 = Rd or DrpResult = 1 00b: SNK.Open (below maximum vRa) (default) 01b: SNK.Default (above minimum vRd-Connect) 10b: SNK.Power1.5 (above minimum vRd-Connect) Detects Rp 1.5A 11b: SNK.Power3.0 (above minimum vRd-Connect) Detects Rp 3.0A If ROLE_CONTROL.CC2 = Ra, this field is set to 00b. If ROLE_CONTROL.CC2 = Open, this field is set to 00b. This field always returns 00b if (DrpStatus = 1) or (POWER_CONTROL.EnableVCONN = 1 and POWER_CONTROL.PlugOrientation = 0). Otherwise, the returned value depends on ROLE_CONTROL.CC2.

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x1D	1	CC_ STATUS	1:0	CC1_STATUS	00	R	If ROLE_CONTROL.CC1 = Rp or DrpResult = 0 00b: SRC.Open (Open, Rp) (default) 01b: SRC.Ra (below maximum vRa) 10b: SRC.Rd (within the vRd range) 11b: reserved If ROLE_CONTROL.CC1 = Rd or DrpResult = 1 00b: SNK.Open (below maximum vRa) (default) 01b: SNK.Default (above minimum vRd-Connect) 10b: SNK.Power1.5 (above minimum vRd-Connect) Detects Rp-1.5A 11b: SNK.Power3.0 (above minimum vRd-Connect) Detects Rp-3.0A If ROLE_CONTROL.CC1 = Ra, this field is set to 00b. If ROLE_CONTROL.CC1 = Open, this field is set to 00b. This field always returns 00b if DrpStatus = 1 or POWER_CONTROL.EnableVCONN = 1 and POWER_CONTROL.PlugOrientation = 0. Otherwise, the returned value depends on ROLE_CONTROL.CC1.

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x1E	1	POWER_STATUS	7	DBG_ACC_CONNECT	0	R	Not support
			6	TCPC_INITIAL	0	R	0b: The TCPC has completed initialization, and all registers are valid. (default) 1b: The TCPC is still performing internal initialization and the only registers that are guaranteed to return the correct values are 00h..0Fh
			5	SRC_HV	0	R	Not support
			4	SRC_VBUS	0	R	Not support
			3	VBUS_PRESENT_DETC	1	R	0b: VBUS present detection disabled 1b: VBUS present detection enabled (default)
			2	VBUS_PRESENT	0	R	0b: VBUS disconnected (default) 1b: VBUS connected
			1	VCONN_PRESENT	0	R	0b: VCONN is not present (default) 1b: This bit is asserted when VCONN present CC1 or CC2. Threshold is fixed at 2.4V
			0	SINK_VBUS	0	R	Not support
0x1F	1	FAULT_STATUS	7	VCON_OV	0	RW	0b: Not in an overvoltage protection state (default) 1b: Overvoltage fault latched
			6	FORCE_OFF_VBUS	0	R	Not support
			5	AUTO_DISC_FAIL	0	R	Not support
			4	FORCE_DISC_FAIL	0	R	Not support
			3	VBUS_OC	0	R	Not support
			2	VBUS_OV	0	R	Not support
			1	VCON_OC	0	RW	0b: No fault detected (default) 1b: Overcurrent VCONN fault latched
			0	I2C_ERROR	0	RW	0b: No Error (default) 1b: I^2C error has occurred.
0x23	1	COMMAND	7:0	COMMAND	0x00	RW	0010 0010b: DisableVbusDetect: Disable Vbus present and vSafe0V detection. 0011 0011b: EnableVbusDetect: Enable Vbus present and vSafe0V detection. 1001 1001b: Start DRP toggling if ROLE_CONTROL.DRP = 1b. If ROLE_CONTROL.CC1/CC2= 01b start with Rp, if ROLE_CONTROL.CC1/CC2 =10b start with Rd.

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x24	1	DEVICE_CAPABILITIES_1L	7:5	ROLES_SUPPORT	110	R	000b: Type-C Port Manager can configure the port as Source only or Sink only (not DRP) 001b: Source only 010b: Sink only 011b: Sink with accessory support (optional) 100b: DRP only 101b: Adapter or Cable (Ra) only 110b: Source, Sink, DRP, Adapter/Cable all supported (default) 111b: Not valid
			4	ALL_SOP_SUPPORT	1	R	0b: All SOP* except SOP'_DBG/SOP"_DBG 1b: All SOP* messages are supported (default)
			3	SOURCE_VCONN	1	R	0b: TCPC is not capable of switching VCONN 1b: TCPC is capable of switching VCONN (default)
			2	CPB_SINK_VBUS	0	R	0b: TCPC is not capable of controlling the sink path to the system load (default) 1b: TCPC is capable of controlling the sink path to the system load
			1	SOURCE_HV_VBUS	0	R	0b: TCPC is not capable of controlling the source high voltage path to VBUS (default) 1b: TCPC is capable of controlling the source high voltage path to VBUS
			0	SOURCE_VBUS	0	R	0b: TCPC is not capable of controlling the source path to VBUS (default) 1b: TCPC is capable of controlling the source path to VBUS

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x25	1	DEVICE_CAPABILITIES_1H	7	Reserved	0	R	Reserved
			6	CPB_VBUS_OC	0	R	0b: VBUS OCP is not reported by the TCPC (default) 1b: VBUS OCP is reported by the TCPC
			5	CPB_VBUS_OV	0	R	0b: VBUS OVP is not reported by the TCPC (default) 1b: VBUS OVP is reported by the TCPC
			4	CPB_BLEED_DISC	0	R	0b: No bleed discharge implemented in TCPC (default) 1b: Bleed discharge is implemented in the TCPC
			3	CPB_FORCE_DISC	0	R	0b: No force discharge implemented in TCPC (default) 1b: Force discharge is implemented in the TCPC
			2	VBUS_MEASURE_ALARM	0	R	0b: No VBUS voltage measurement nor VBUS alarms (default) 1b: VBUS voltage measurement and VBUS alarms
			1:0	SOURCE_RP_SUPPORT	10	R	00b: Rp default only 01b: Rp 1.5A and default 10b: Rp 3.0A, 1.5A, and default (default) 11b: Reserved Rp values which may be configured by the TCPM via the ROLE_CONTROL register

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x26	1	DEVICE_CAPABILITIES_2L	7	SINK_DISCONNECT_DET	0	R	0b: VBUS_SINK_DISCONNECT_THRESHOLD not implemented (default: Use POWER_STATUS.VbusPresent = 0b to indicate a Sink disconnect) (default) 1b: VBUS_SINK_DISCONNECT_THRESHOLD implemented
			6	STOP_DISC_THD	0	R	0b: VBUS_STOP_DISCHARGE_THRESHOLD not implemented (default) 1b: VBUS_STOP_DISCHARGE_THRESHOLD implemented
			5:4	VBUS_VOL_ALARM_LSB	11	R	00b: TCPC has 25mV LSB for its voltage alarm and uses all 10 bits in VBUS_VOLTAGE_ALARM_HI_CFG and VBUS_VOLTAGE_ALARM_LO_CFG. 01b: TCPC has 50mV LSB for its voltage alarm and uses only 9 bits. VBUS_VOLTAGE_ALARM_HI_CFG[0] and VBUS_VOLTAGE_ALARM_LO_CFG[0] are ignored by TCPC. 10b: TCPC has 100mV LSB for its voltage alarm and uses only 8 bits. VBUS_VOLTAGE_ALARM_HI_CFG[1:0] and VBUS_VOLTAGE_ALARM_LO_CFG[1:0] are ignored by TCPC. 11b: Not support this function. (default)
			3:1	VCONN_POWER	010	R	000b: 1.0W 001b: 1.5W 010b: 2.0W (default) 011b: 3W 100b: 4W 101b: 5W 110b: 6W 111b: External
			0	VCONN_OCF	1	R	0b: TCPC is not capable of detecting a VCONN fault 1b: TCPC is capable of detecting a VCONN fault (default)
0x27	1	DEVICE_CAPABILITIES_2H	7:0	Reserved	0x00	R	Reserved

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x28	1	STANDARD_INPUT_CAPABILITIES	7:3	Reserved	00000	R	Reserved
			2	VBUS_EXT_OVF	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			1	VBUS_EXT_OCF	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			0	FORCE_OFF_VBUS_IN	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
0x29	1	STANDARD_OUTPUT_CAPABILITIES	7	Reserved	0	R	Reserved
			6	CPB_DBG_ACC_IND	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			5	CPB_VBUS_PRESENT_MNT	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			4	CPB_AUDIO_ADT_ACC_IND	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			3	CPB_ACTIVE_CABLE_IND	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			2	CPB_MUX_CFG_CTRL	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			1	CPB_CONNECT_PRESENT	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
			0	CPB_CONNECT_ORIENT	0	R	0b: Not present in TCPC (default) 1b: Present in TCPC
0x2E	1	MESSAGE_HEADER_INFO	7:5	Reserved	000	R	Reserved
			4	CABLE_PLUG	0	RW	0b: Message originated from Source, Sink, or DRP (default) 1b: Message originated from a Cable Plug
			3	DATA_ROLE	0	RW	0b: Sink (default) 1b: Source
			2:1	USBPD_SPECREV	01	RW	00b: Revision 1.0 01b: Revision 2.0 (default) 10b: Revision 3.0 11b: Reserved
			0	POWER_ROLE	0	RW	0b: Sink (default) 1b: Source

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x2F	1	RECEIVE_DETECT	7	Reserved	0	R	Reserved
			6	EN_CABLE_RST	0	RW	0b: TCPC does not detect Cable Reset signaling (default) 1b: TCPC detects Cable Reset signaling
			5	EN_HARD_RST	0	RW	0b: TCPC does not detect Hard Reset signaling (default) 1b: TCPC detects Hard Reset signaling
			4	EN_SOP2DB	0	RW	0b: TCPC does not detect SOP_DBG'' message (default) 1b: TCPC detects SOP_DBG'' message
			3	EN_SOP1DB	0	RW	0b: TCPC does not detect SOP_DBG' message (default) 1b: TCPC detects SOP_DBG' message
			2	EN_SOP2	0	RW	0b: TCPC does not detect SOP'' message (default) 1b: TCPC detects SOP'' message
			1	EN_SOP1	0	RW	0b: TCPC does not detect SOP' message (default) 1b: TCPC detects SOP' message
			0	EN_SOP	0	RW	0b: TCPC does not detect SOP message (default) 1b: TCPC detects SOP message
0x30	1	RX_BYTE_COUNT	7:0	RX_BYTE_COUNT	0x00	RW	Indicate number of bytes in this register that are not stale. The TCPM should read the first RECEIVE_BYTE_COUNT bytes in this register.
0x31	1	RX_BUF_FRAME_TYPE	7:3	Reserved	0000	R	Reserved
			2:0	RX_FRAME_TYPE	000	R	Type of received frame 000b: Received SOP (default) 001b: Received SOP' 010b: Received SOP" 011b: Received SOP_DBG' 100b: Received SOP_DBG'' 110b: Received Cable Reset All others are reserved.
0x32	1	RX_BUF_HEADER_BYTE_0	7:0	RX_HEAD_0	0x00	R	Byte 0 (bits 7..0) of message header
0x33	1	RX_BUF_HEADER_BYTE_1	7:0	RX_HEAD_1	0x00	R	Byte 1 (bits 15..8) of message header
0x34	1	RX_BUF_OBJ1_BYTE_0	7:0	RX_OBJ1_0	0x00	R	Byte 0 (bits 7..0) of 1st data object

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x35	1	RX_BUF_OBJ1_BYTE_1	7:0	RX_OBJ1_1	0x00	R	Byte 1 (bits 15..8) of 1st data object
0x36	1	RX_BUF_OBJ1_BYTE_2	7:0	RX_OBJ1_2	0x00	R	Byte 2 (bits 23..16) of 1st data object
0x37	1	RX_BUF_OBJ1_BYTE_3	7:0	RX_OBJ1_3	0x00	R	Byte 3 (bits 31..24) of 1st data object
0x38	1	RX_BUF_OBJ2_BYTE_0	7:0	RX_OBJ2_0	0x00	R	Byte 0 (bits 7..0) of 2st data object
0x39	1	RX_BUF_OBJ2_BYTE_1	7:0	RX_OBJ2_1	0x00	R	Byte 1 (bits 15..8) of 2st data object
0x3A	1	RX_BUF_OBJ2_BYTE_2	7:0	RX_OBJ2_2	0x00	R	Byte 2 (bits 23..16) of 2st data object
0x3B	1	RX_BUF_OBJ2_BYTE_3	7:0	RX_OBJ2_3	0x00	R	Byte 3 (bits 31..24) of 2st data object
0x3C	1	RX_BUF_OBJ3_BYTE_0	7:0	RX_OBJ3_0	0x00	R	Byte 0 (bits 7..0) of 3st data object
0x3D	1	RX_BUF_OBJ3_BYTE_1	7:0	RX_OBJ3_1	0x00	R	Byte 1 (bits 15..8) of 3st data object
0x3E	1	RX_BUF_OBJ3_BYTE_2	7:0	RX_OBJ3_2	0x00	R	Byte 2 (bits 23..16) of 3st data object
0x3F	1	RX_BUF_OBJ3_BYTE_3	7:0	RX_OBJ3_3	0x00	R	Byte 3 (bits 31..24) of 3st data object
0x40	1	RX_BUF_OBJ4_BYTE_0	7:0	RX_OBJ4_0	0x00	R	Byte 0 (bits 7..0) of 4st data object
0x41	1	RX_BUF_OBJ4_BYTE_1	7:0	RX_OBJ4_1	0x00	R	Byte 1 (bits 15..8) of 4st data object
0x42	1	RX_BUF_OBJ4_BYTE_2	7:0	RX_OBJ4_2	0x00	R	Byte 2 (bits 23..16) of 4st data object
0x43	1	RX_BUF_OBJ4_BYTE_3	7:0	RX_OBJ4_3	0x00	R	Byte 3 (bits 31..24) of 4st data object
0x44	1	RX_BUF_OBJ5_BYTE_0	7:0	RX_OBJ5_0	0x00	R	Byte 0 (bits 7..0) of 5st data object

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x45	1	RX_BUF_OBJ5_BYTE_1	7:0	RX_OBJ5_1	0x00	R	Byte 1 (bits 15..8) of 5st data object
0x46	1	RX_BUF_OBJ5_BYTE_2	7:0	RX_OBJ5_2	0x00	R	Byte 2 (bits 23..16) of 5st data object
0x47	1	RX_BUF_OBJ5_BYTE_3	7:0	RX_OBJ5_3	0x00	R	Byte 3 (bits 31..24) of 5st data object
0x48	1	RX_BUF_OBJ6_BYTE_0	7:0	RX_OBJ6_0	0x00	R	Byte 0 (bits 7..0) of 6st data object
0x49	1	RX_BUF_OBJ6_BYTE_1	7:0	RX_OBJ6_1	0x00	R	Byte 1 (bits 15..8) of 6st data object
0x4A	1	RX_BUF_OBJ6_BYTE_2	7:0	RX_OBJ6_2	0x00	R	Byte 2 (bits 23..16) of 6st data object
0x4B	1	RX_BUF_OBJ6_BYTE_3	7:0	RX_OBJ6_3	0x00	R	Byte 3 (bits 31..24) of 6st data object
0x4C	1	RX_BUF_OBJ7_BYTE_0	7:0	RX_OBJ7_0	0x00	R	Byte 0 (bits 7..0) of 7st data object
0x4D	1	RX_BUF_OBJ7_BYTE_1	7:0	RX_OBJ7_1	0x00	R	Byte 1 (bits 15..8) of 7st data object
0x4E	1	RX_BUF_OBJ7_BYTE_2	7:0	RX_OBJ7_2	0x00	R	Byte 2 (bits 23..16) of 7st data object
0x4F	1	RX_BUF_OBJ7_BYTE_3	7:0	RX_OBJ7_3	0x00	R	Byte 3 (bits 31..24) of 7st data object
0x50	1	TX_BUF_FRAME_TYPE	7:6	Reserved	00	R	Reserved
			5:4	TX_RETRY_CNT	00	RW	00b: No message retry is required (default) 01b: Automatically retry message transmission once 10b: Automatically retry message transmission twice 11b: Automatically retry message transmission three times
			3	Reserved	0	R	Reserved

Address	Length	Register Name	Bit	BitName	Default	Type	Description
			2:0	TX_FRAME_TYPE	000	RW	000b: Transmit SOP (default) 001b: Transmit SOP' 010b: Transmit SOP" 011b: Transmit SOP_DBG' 100b: Transmit SOP_DBG'' 101b: Transmit Hard Reset 110b: Transmit Cable Reset 111b: Transmit BIST Carrier Mode 2 (TCPC shall exit the BIST mode no later than tBISTContMode max)
0x51	1	TX_BYTE_COUNT	7:0	TX_BYTE_COUNT	0x00	RW	The number of bytes the TCPM will write
0x52	1	TX_BUF_HEADER_BYTE_0	7:0	TX_HEAD_0	0x00	RW	Byte 0 (bits 7..0) of message header
0x53	1	TX_BUF_HEADER_BYTE_1	7:0	TX_HEAD_1	0x00	RW	Byte 1 (bits 15..8) of message header
0x54	1	TX_BUF_OBJ1_BYTE_0	7:0	TX_OBJ1_0	0x00	RW	Byte 0 (bits 7..0) of 1st data object
0x55	1	TX_BUF_OBJ1_BYTE_1	7:0	TX_OBJ1_1	0x00	RW	Byte 1 (bits 15..8) of 1st data object
0x56	1	TX_BUF_OBJ1_BYTE_2	7:0	TX_OBJ1_2	0x00	RW	Byte 2 (bits 23..16) of 1st data object
0x57	1	TX_BUF_OBJ1_BYTE_3	7:0	TX_OBJ1_3	0x00	RW	Byte 3 (bits 31..24) of 1st data object
0x58	1	TX_BUF_OBJ2_BYTE_0	7:0	TX_OBJ2_0	0x00	RW	Byte 0 (bits 7..0) of 2st data object
0x59	1	TX_BUF_OBJ2_BYTE_1	7:0	TX_OBJ2_1	0x00	RW	Byte 1 (bits 15..8) of 2st data object
0x5A	1	TX_BUF_OBJ2_BYTE_2	7:0	TX_OBJ2_2	0x00	RW	Byte 2 (bits 23..16) of 2st data object
0x5B	1	TX_BUF_OBJ2_BYTE_3	7:0	TX_OBJ2_3	0x00	RW	Byte 3 (bits 31..24) of 2st data object
0x5C	1	TX_BUF_OBJ3_BYTE_0	7:0	TX_OBJ3_0	0x00	RW	Byte 0 (bits 7..0) of 3st data object
0x5D	1	TX_BUF_OBJ3_BYTE_1	7:0	TX_OBJ3_1	0x00	RW	Byte 1 (bits 15..8) of 3st data object

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x5E	1	TX_BUF_OBJ3_BYTE_2	7:0	TX_OBJ3_2	0x00	RW	Byte 2 (bits 23..16) of 3st data object
0x5F	1	TX_BUF_OBJ3_BYTE_3	7:0	TX_OBJ3_3	0x00	RW	Byte 3 (bits 31..24) of 3st data object
0x60	1	TX_BUF_OBJ4_BYTE_0	7:0	TX_OBJ4_0	0x00	RW	Byte 0 (bits 7..0) of 4st data object
0x61	1	TX_BUF_OBJ4_BYTE_1	7:0	TX_OBJ4_1	0x00	RW	Byte 1 (bits 15..8) of 4st data object
0x62	1	TX_BUF_OBJ4_BYTE_2	7:0	TX_OBJ4_2	0x00	RW	Byte 2 (bits 23..16) of 4st data object
0x63	1	TX_BUF_OBJ4_BYTE_3	7:0	TX_OBJ4_3	0x00	RW	Byte 3 (bits 31..24) of 4st data object
0x64	1	TX_BUF_OBJ5_BYTE_0	7:0	TX_OBJ5_0	0x00	RW	Byte 0 (bits 7..0) of 5st data object
0x65	1	TX_BUF_OBJ5_BYTE_1	7:0	TX_OBJ5_1	0x00	RW	Byte 1 (bits 15..8) of 5st data object
0x66	1	TX_BUF_OBJ5_BYTE_2	7:0	TX_OBJ5_2	0x00	RW	Byte 2 (bits 23..16) of 5st data object
0x67	1	TX_BUF_OBJ5_BYTE_3	7:0	TX_OBJ5_3	0x00	RW	Byte 3 (bits 31..24) of 5st data object
0x68	1	TX_BUF_OBJ6_BYTE_0	7:0	TX_OBJ6_0	0x00	RW	Byte 0 (bits 7..0) of 6st data object
0x69	1	TX_BUF_OBJ6_BYTE_1	7:0	TX_OBJ6_1	0x00	RW	Byte 1 (bits 15..8) of 6st data object
0x6A	1	TX_BUF_OBJ6_BYTE_2	7:0	TX_OBJ6_2	0x00	RW	Byte 2 (bits 23..16) of 6st data object
0x6B	1	TX_BUF_OBJ6_BYTE_3	7:0	TX_OBJ6_3	0x00	RW	Byte 3 (bits 31..24) of 6st data object
0x6C	1	TX_BUF_OBJ7_BYTE_0	7:0	TX_OBJ7_0	0x00	RW	Byte 0 (bits 7..0) of 7st data object
0x6D	1	TX_BUF_OBJ7_BYTE_1	7:0	TX_OBJ7_1	0x00	RW	Byte 1 (bits 15..8) of 7st data object

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x6E	1	TX_BUF_OBJ7_BYTE_2	7:0	TX_OBJ7_2	0x00	RW	Byte 2 (bits 23..16) of 7st data object
0x6F	1	TX_BUF_OBJ7_BYTE_3	7:0	TX_OBJ7_3	0x00	RW	Byte 3 (bits 31..24) of 7st data object
0x90	1		7	Reserved	0	R	Reserved
			6	Reserved	0	RW	Reserved
			5	VCONN DISCHARGE_EN	0	RW	VCONN OVP occurs and discharge path turns on 0b: No discharge (default) 1b: Discharge
			4	BMCIO_LPRPRD	0	RW	Low power mode Rd/Rp 0b: Low power mode Rd (default) 1b: Low power mode Rp
			3	BMCIO_LPEN	0	RW	Low power mode enable setting 0b: Standby mode (default) 1b: Low power
			2	BMCIO_BG_EN	1	RW	BMCIO BandGap enable setting 0b: BandGap off CC pin function disable 1b: BandGap on (default) CC pin function enable
			1	VBUS_DETEN	1	RW	VBUS detection enable setting 0b: Measure off 1b: Operation (default)
			0	BMCIO_OSC_EN	1	RW	24M oscillator for BMC communication 0b: Disable 24M oscillator 1b: Enable 24M oscillator (default) Note: 24M oscillator will be enabled automatically when INT occurs.
0x93	1		7:5	BMCIO_VCONOCP[2:0]	100	RW	VCONN overcurrent control selection 000b: Current level = 200mA 001b: Current level = 300mA 010b: Current level = 400mA 011b: Current level = 500mA 100b: Current level = 600mA (default) 101 to 111b: Reserved If VCONN OCP is triggered, the switch turns off within 55μs.
			4:1	Reserved	0000	R	Reserved
			0	Reserved	1	RW	Reserved
0x97	1	RT_ST	7:2	Reserved	000000	R	Reserved
			1	VBUS_80	0	R	0b: VBUS over 0.8V (default) 1b: VBUS under 0.8V
			0	Reserved	0	R	Reserved

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0x98	1	RT_INT	7:6	Reserved	00	R	Reserved
			5	INT_RA_ DETACH	0	RW	0b: Cleared (default) 1b: Ra detach
			4:2	Reserved	000	RW	Reserved
			1	INT_VBUS_80	0	RW	0b: VBUS without under 0.8V (default) 1b: VBUS under 0.8V
			0	INT_WAKEUP	0	RW	0b: Cleared (default) 1b: Low power mode exited
0x99	1	RT_ MASK	7:6	Reserved	00	R	Reserved
			5	M_RA_ DETACH	0	RW	0b: Interrupt masked (default) 1b: Interrupt unmasked
			4:2	Reserved	000	RW	Reserved
			1	M_VBUS_80	0	RW	0b: Interrupt masked (default) 1b: Interrupt unmasked
			0	M_WAKEUP	0	RW	0b: Interrupt masked (default) 1b: Interrupt unmasked
0x9B	1		7	CK_300K_ SEL	1	RW	0b: Clock_320K from Clock_320K 1b: Clock_300K divided from Clock_24M (default)
			6	Reserved	0	R	Reserved
			5	Shutdown_ OFF	0	RW	0: Shutdown mode (default) 1: Non-Shutdown mode
			4	ENEXTMSG	0	RW	0: Disable PD3.0 Extended message (default) 1: Enable PD3.0 Extended message affects GoodCRC reception detection between PD2.0 and PD3.0
			3	AUTOIDLE_ EN	0	RW	1: Auto enter idle mode enable (default) 0: Auto enter idle mode disable
			2:0	AUTOIDLE_ TIMEOUT	000	RW	Enter idle mode timeout time = (AUTOIDLE_TIMEOUT*2+1)*6.4ms
0x9F	1		7	WAKEUP_EN	1	RW	0: Wakeup function disable 1: Wakeup function enable (default)
			6:4	Reserved	000	R	Reserved
			3:0	Reserved	0000	RW	Reserved
0xA0	1		7:1	Reserved	0000000	R	Reserved
			0	SOFT_RESET	0	W	Write 1 to trigger software reset.

Address	Length	Register Name	Bit	BitName	Default	Type	Description
0xA2	1		7:4	Reserved	0000	R	
			3:0	TDRP	0011	RW	The period a DRP will complete a Source to Sink and back advertisement. (Period = TDRP * 6.4 + 51.2ms) 0000: 51.2ms 0001: 57.6ms 0010: 64ms 0011: 70.4ms (default) … 1110: 140.8ms 1111: 147.2ms
0xA3	1		7:0	DCSRCDRP [7:0]	01000111	RW	The percent of time that a DRP will advertise Source during tDRP. (DUTY = (DCSRCDRP[9:0] + 1) / 1024) 0000000000: 1/1024 0000000001: 2/1024 … 0101000111: 328/1024 (default) … 1111111110: 1023/1024 1111111111: 1024/1024 Note: Setting with 0xA4[9:8]
0xA4	1		7:2	Reserved	000000	R	
			1:0	DCSRCDRP [9:8]	01	RW	The percent of time that a DRP will advertise Source during tDRP. (DUTY = (DCSRCDRP[9:0] + 1) / 1024) 0000000000: 1/1024 0000000001: 2/1024 … 0101000111: 328/1024 (default) … 1111111110: 1023/1024 1111111111: 1024/1024 Note: Setting with 0xA4[9:8]

16 Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	1.300	1.380	0.051	0.054
D1	0.800		0.031	
E	1.340	1.420	0.053	0.056
E1	0.800		0.031	
e	0.400		0.016	

9B WL-CSP 1.38x1.34 Package (BSC)

17 Footprint Information



Package	Number of Pin	Type	Footprint Dimension (mm)			Tolerance
			e	A	B	
WL-CSP1.38*1.34-9(BSC)	9	NSMD	0.400	0.240	0.340	±0.025
		SMD		0.270	0.240	

18 Packing Information

18.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min/Max (mm)
			(mm)	(in)				
WL-CSP 1.38x1.34	8	4	180	7	3,000	160	600	8.4/9.9



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:

- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	P		B		F		ØJ		K		H
	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.7mm	0.8mm	0.6mm

18.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 Reel 7”	4	 12 inner boxes per outer box
2	 Packing by Anti-Static Bag	5	 Outer box **Carton A**
3	 3 reels per inner box **Box A**	6	

Container / Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
WL-CSP 1.38x1.34	7”	3,000	Box A	3	9,000	Carton A	12	108,000
			Box E	1	3,000	For Combined or Partial Reel.		

18.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	**10^4 to 10^{11}**	**10^4 to 10^{11}**	**10^4 to 10^{11}**	**10^4 to 10^{11}**	**10^4 to 10^{11}**	**10^4 to 10^{11}**

Richtek Technology Corporation
14F, No. 8, Tai Yuen 1st Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

19 Datasheet Revision History

Version	Date	Description	Item
10	2024/10/18	Modify	*General Description on page 1* -Added Temperature range *Ordering Information on page 1* -Modified description *Electrical Characteristics on page 7, 8* -Modified symbol *Application Information on page 19* -Added the declaration *Packing Information on page 43, 44, 45* -Added packing information